Citation
DeBenedictis, Erik Penn (1982) Techniques for Testing Integrated Circuits. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/ZKWD-NR73. https://resolver.caltech.edu/CaltechETD:etd-09062006-111645
Abstract
A language is presented for describing tests of integrated circuits. The language has a high abstractive capability that enables test specifications to follow the structural or logical organization of a design. The test language is applied to a number of current design styles in a series of examples. Methods for designing integrated circuits for testability are demonstrated. An implementation of the test language through a test language interpreter and a tester is discussed. Tester designs are presented that will execute the test language with unusually high efficiency.
| Item Type: | Thesis (Dissertation (Ph.D.)) | ||||||
|---|---|---|---|---|---|---|---|
| Subject Keywords: | Computer Science | ||||||
| Degree Grantor: | California Institute of Technology | ||||||
| Division: | Engineering and Applied Science | ||||||
| Major Option: | Computer Science | ||||||
| Thesis Availability: | Public (worldwide access) | ||||||
| Research Advisor(s): |
| ||||||
| Thesis Committee: |
| ||||||
| Defense Date: | 5 May 1982 | ||||||
| Funders: |
| ||||||
| Record Number: | CaltechETD:etd-09062006-111645 | ||||||
| Persistent URL: | https://resolver.caltech.edu/CaltechETD:etd-09062006-111645 | ||||||
| DOI: | 10.7907/ZKWD-NR73 | ||||||
| Default Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | ||||||
| ID Code: | 3358 | ||||||
| Collection: | CaltechTHESIS | ||||||
| Deposited By: | Imported from ETD-db | ||||||
| Deposited On: | 22 Sep 2006 | ||||||
| Last Modified: | 09 Oct 2024 20:03 |
Thesis Files
|
PDF
- Final Version
See Usage Policy. 6MB |
Repository Staff Only: item control page
