CaltechTHESIS
  A Caltech Library Service

Signal integrity issues in high-speed wireline links: analysis and integrated system solutions

Citation

Analui, Behnam (2006) Signal integrity issues in high-speed wireline links: analysis and integrated system solutions. Dissertation (Ph.D.), California Institute of Technology. http://resolver.caltech.edu/CaltechETD:etd-08092005-100809

Abstract

This work focuses on the basic signal integrity issues of high-speed wireline links. It bridges the gap between optimum system design and circuit design for such links by: (1) understanding the effects of the system parameters on the bit error rate (BER), (2) introducing circuit architectures for the realization of systems that minimize the BER, and (3) demonstrating integrated circuit prototypes that verify the solutions. First, we develop a theory that analytically relates the data link BER to the system characteristics, e.g., the channel response, the pre-amplifier bandwidth, and the transmitter clock jitter. We generate the BER contours to find the optimum receiver bandwidth as well as the optimum sampling point and its associated timing margin. We also develop the theory of the data-dependent jitter (DDJ), which is a significant component of the timing jitter in high-speed links. We provide an analytical distribution function for the DDJ of an arbitrary linear time-invariant system and include the impact of the DDJ on the BER. Second, we propose a bandwidth enhancement method for wideband amplifiers. This is useful for the realization of high-speed links in technologies that suffer from large parasitic components. The method leverages two-port broadband matching to enable amplifier stages to achieve their maximum gain-bandwidth product. We demonstrate a 10Gb/s CMOS 0.18um amplifier with this technique that has 2.4 times the bandwidth improvement over a design that does not apply the technique. Third, we develop an eye-opening monitor (EOM) that enables full integration of adaptive equalizers. The EOM evaluates the signal eye diagram quality and reports a quantitative measure, which is correlated to the signal integrity. We demonstrate a prototype in 0.13um standard CMOS that operates up to 12.5Gb/s and has 68dB error dynamic range. Finally, we introduce an instantaneous clockless demultiplexer for burst-mode communication applications. We propose a clockless finite state machine that recovers and demultiplexes the received burst of data instantaneously. The architecture consists of a combinational logic structure and a bit-period-delayed feedback loop. We demonstrate a 1:2 clockless demultiplexer based on this concept in SiGe BiCMOS technology that operates at 7.5Gb/s.

Item Type:Thesis (Dissertation (Ph.D.))
Subject Keywords:amplifier; BER; BER Contour; broadband; CMOS; Data-dependent jitter; delay line; deterministic jitter; Equalization; Eye Monitor; ISI; jitter; Silicon; TIA; wideband
Degree Grantor:California Institute of Technology
Division:Engineering and Applied Science
Major Option:Electrical Engineering
Thesis Availability:Public (worldwide access)
Research Advisor(s):
  • Hajimiri, Ali
Thesis Committee:
  • Hajimiri, Ali (chair)
  • Rutledge, David B.
  • Bruck, Jehoshua
  • Weinreb, Sander
  • Tai, Yu-Chong
Defense Date:25 July 2005
Author Email:behnam (AT) caltech.edu
Record Number:CaltechETD:etd-08092005-100809
Persistent URL:http://resolver.caltech.edu/CaltechETD:etd-08092005-100809
Default Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:3062
Collection:CaltechTHESIS
Deposited By: Imported from ETD-db
Deposited On:09 Aug 2005
Last Modified:31 Mar 2014 21:39

Thesis Files

[img]
Preview
PDF (Final_Thesis.pdf) - Final Version
See Usage Policy.

7Mb
[img]
Preview
PDF (Thesis_Contents.pdf) - Final Version
See Usage Policy.

67Kb
[img]
Preview
PDF (Vita.pdf) - Final Version
See Usage Policy.

8Kb

Repository Staff Only: item control page