Signal Integrity Issues in High-Speed Wireline Links: Analysis and Integrated System Solutions

Thesis by

Behnam Analui

In Partial Fulfillment of the Requirements for the Degree of

Doctor of Philosophy

California Institute of Technology

Pasadena, California

2005

(Defended July 25, 2005)



Behnam Analui

All Rights Reserved

Some materials were previously published in IEEE publications and the copyright is owned by IEEE.

То

Yadollah Analui and Ashraf Kamali

for their unconditional love.

Acknowledgements

This is perhaps my most favorite part of this thesis. The acknowledgement section is usually the last section that is written but is often the first section that is read! I enjoy reading the acknowledgments section because it is a short documentary that takes you *behind* the scenes. It is real. You feel the extreme joy and satisfaction of the author for his achievement, flowing from his words. You witness his passion of sharing his feeling with everyone. A passion that is making him scream loudly in the silence of the library where I am reading his thesis: THANK YOU to all that made it happen! And the voice fades away but the satisfaction of learning, the bliss of friendship, and the pleasure of accomplishment all remain for him in his personal treasure.

Here are the people to whom *I* want to express my deepest gratitude for making it happen and for what they have contributed to my treasure. I am extremely grateful for the dedication of their big *brains* and even bigger *hearts* to my work and my life.

For technical contributions to this work:

First and foremost, I am truly indebted to Prof. Ali Hajimiri. He granted me the privilege to work in his research group at Caltech and guided me through all the ups and downs of my Ph.D. with his special enthusiasm like that of a young coach who is full of energy and knows the game very well. What he taught me goes well beyond his detailed technical feedback about the research work in this dissertation. From him, I learned to be a responsible engineer and a critical scientist as well as learned to write succinctly! I am also grateful for all his advice and help in the transition process to my next career. In short, I am proud to be his student and wish that my five years at Caltech are only the beginning of a life-long relationship with him.

I was lucky to overlap three years with Jim Buckwalter in Ali's group. Jim's excitement and energy for doing research was always a motivation for me. He was my collaborator in the data-dependent jitter work. I thank him for the technical discussions and his various contributions to that work. Dr. Alexander Rylyakov was my mentor during my several visits to the IBM T. J. Watson Research Center. I thank him for his tireless supervision in the eye-opening monitor work and contributions to all the stages of the design, layout, and testing with his extreme patience and insightful comments. Finally, I am very grateful to Prof. Hossein Hashemi for his own thrilling way of criticizing my research work. We had several discussions in the office, at lunch, in the gym, at Echo Mountain while hiking, and even at home when cooking! His solid reasoning always made me think twice and, admittedly, he was often right!

I am grateful to Profs. David Rutledge and Shuki Bruck for their kind and helpful advice during my research work at Caltech and while transitioning to my next career. Dave is a true academician and has created a research lab truly devoted to the advancement of microwave engineering. I benefited a lot from interacting with his group and using his lab facilities. Prof. Bruck initiated a collaborative project with Caltech's High-Speed Integrated Circuit Group (Hajimiri's group) that I enjoyed being a part of. I also thank Prof. Bruck for his encouragement and for transferring his passion and positive attitude to me in all of our conversations.

I acknowledge Profs. David Rutledge, Shuki Bruck, Sandy Weinreb, and Bob McEliece for dedicating their time to be on my oral candidacy committee and for providing their technical comments about the progress of my research work. I also acknowledge Profs. David Rutledge, Shuki Bruck, Sandy Weinreb, and Yu-Chong Tai for kindly accepting to serve on my Ph.D. defense committee and reading this thesis.

Many friends and colleagues have contributed to this work through their technical feedback, reading my paper manuscripts, helping with layout and measurements, and CAD technical support. I thank them all. Particularly, I am indebted to Abbas Komijani,

Arun Natarajan, Prof. Donhee Ham, Dr. Ichiro Aoki, Prof. Hui Wu, Dr. Scott Kee, Sam Mandegaran, Amir Faraji Dana, Dr. Masoud Sharif, Ali Vakili, Niklas Wadefalk, Ann Shen, Dr. Saleem Mukhtar, Maryam Owrang, Dr. Lawrence Cheuang, Dr. Jose Tierno, Dr. Thomas Zwick, Dr. Sergey Rylov, Dr. Mounir Meghelli, Dr. Daniel Friedman, Dr. Sudhir Gowda, Dr. Michael Beakes, Dr. Jeremy Schaub, Dr. David Sanderson, Naveed Near-Ansari, Dr. Jean-Olivier Plouchart, Dr. Noah Zamdmer, Dr. Yue Tan, and numerous others.

For financial support of this work:

I appreciate the financial assistance of the sponsors of my research, particularly the Lee Center for Advanced Networking at Caltech and the National Science Foundation (NSF). I acknowledge Drs. Mehmet Soyuer, Modest Oprysko, and Dan Friedman for facilitating my visit to the IBM T. J. Watson Research Center, Yorktown Heights, NY, as an intern. My visit to IBM resulted in the eye-opening monitor work, which was one of the most exciting parts of my research. In addition, I gained a lot of experience and found many friends at IBM.

I thank IBM Microelectronics and Jazz Semiconductor for fabricating my hardware prototypes. In particular, I am grateful to Dr. Marco Racanelli, Dr. Arjun Karroy, and Dr. Scott Stetson from Jazz Semiconductor for their consistent support. I acknowledge Analog Devices and especially Dr. Larry DeVito for the outstanding student designer award in my third year. Finally, I thank Agilent for providing some of the test equipment pieces for my measurements.

For making my Caltech years memorable:

My Caltech years were really fun! I am grateful for the luxury of interacting with many unique individuals who made the happy story of my life at Caltech. I sincerely thank them all. Particularly, I thank Donhee, my office-mate, who spent a lot of time showing me around LA and teaching, with his gifted excitement, a lot about classical music. I hope we get together once in a while to have "soltani." I thank Sam, my other office-mate, whose quest for knowing more has strengthened my sense of curiosity. He has taught me numerous scientific facts that I would otherwise pass by without even noticing. He was also the first person to scientifically introduce me to the theory of evolution, one of the most profound theories of all time, in my opinion. I thank Abbas, with whom I started the five-year journey at Caltech, for his always unique perspective and insightful comments that made me wonder "why didn't *I* think as simply as that?" I also thank him for his happy, energetic heart that often made him break the unwritten rules of being an adult and reminded me of the first few pages of my all-time favorite book, "The Little Prince." I thank Ehsan, Arash Y., Matthieu, Jeremy, Fati, Nikoo, Maryam, Maziar-Lisa, Arun, Jim Bucky, Amir S., Farshad, Baharak, Roberto, Xiang, Xiaofeng, Yujin, Taka, Dai, Chris, Shervin, Alireza, Michella, Carol, Michelle, Heather Jackson, Linda, Veronica, Parandeh, Jim Endrizzi, Tess, Dale, Prof. McGill, Tara, Erni, Chandler's pizza staff, Ampex, Nodal, and Mr. and Mrs. Bentley for being a part of my life at Caltech. Finally, I want to express my deep gratitude to Lisa Cowan and Prof. Shuki Bruck. Conversations with them were always exceptionally delightful and charming, and I am very thankful to them for that.

For their influential role in my life:

Everyone has his own list of folks whose influences on his life are hard to express in words. It is also hard, if not impossible, to pay them back for what they contributed to his life. However, they are usually the ones who don't expect to be paid back. Here is my list:

Ali H., for being a great advisor and friend and for teaching me fairness and balance. Mehrdad Sharif-Bakhtiar, for teaching me electronics and living by principles. Hossein, for teaching me to ask questions, for teaching me to listen to my honest self more often, for increasing my confidence, for introducing me to the fun side of sport, and for being a true brother. Amir-Helia as a single entity, for bringing Maryam to my life and for being the little prince and princess around whom I feel I am the adult kid I always want to be. In their presence, I can sit for hours, stare at their smiles, and take pleasure. Daei Mehdi, for his advice that typically covers all the aspects of all the issues with any probability larger than zero. Maman Maria, the coolest mother-in-law ever, for her regular calls from her office to see how I am doing and for having a heart that enjoys every moment of her life; after all she is my wife's mom! Bita, Behrad, and Behdad, for their love and support while being thousands of miles away. Maryam, my angel, my other half, my lovely wife, for giving me courage, for being full of surprises, for making our life a wonderland, and for tolerating me when I said: "Honey! I am a little busy this weekend" for many weekends. I believe she shares my extreme thankfulness for all who have made our life a dream-come-true. Finally, my mom and dad, for supporting me unconditionally. Since high school, I have concentrated all my efforts on making them proud, and I believe this has led me to all my successes. I humbly bow to them and dedicate this thesis to them as a little sign of appreciation for all their sacrifices.

Abstract

This work focuses on the basic signal integrity issues of high-speed wireline links. It bridges the gap between optimum system design and circuit design for such links by: (1) understanding the effects of the system parameters on the bit error rate (BER), (2) introducing circuit architectures for the realization of systems that minimize the BER, and (3) demonstrating integrated circuit prototypes that verify the solutions.

First, we develop a theory that analytically relates the data link BER to the system characteristics, *e.g.*, the channel response, the pre-amplifier bandwidth, and the transmitter clock jitter. We generate the BER contours to find the optimum receiver bandwidth as well as the optimum sampling point and its associated timing margin. We also develop the theory of the data-dependent jitter (DDJ), which is a significant component of the timing jitter in high-speed links. We provide an analytical distribution function for the DDJ of an arbitrary linear time-invariant system and include the impact of the DDJ on the BER.

Second, we propose a bandwidth enhancement method for wideband amplifiers. This is useful for the realization of high-speed links in technologies that suffer from large parasitic components. The method leverages two-port broadband matching to enable amplifier stages to achieve their maximum gain-bandwidth product. We demonstrate a 10Gb/s CMOS 0.18µm amplifier with this technique that has 2.4 times the bandwidth improvement over a design that does not apply the technique.

Third, we develop an eye-opening monitor (EOM) that enables full integration of adaptive equalizers. The EOM evaluates the signal eye diagram quality and reports a quantitative measure, which is correlated to the signal integrity. We demonstrate a prototype in 0.13µm standard CMOS that operates up to 12.5Gb/s and has 68dB error dynamic range.

Finally, we introduce an instantaneous clockless demultiplexer for burst-mode communication applications. We propose a clockless finite state machine that recovers and demultiplexes the received burst of data instantaneously. The architecture consists of a combinational logic structure and a bit-period-delayed feedback loop. We demonstrate a 1:2 clockless demultiplexer based on this concept in SiGe BiCMOS technology that operates at 7.5Gb/s.

Table of Contents

Acknowledgements	
Abstract	ix
List of Figures	XV
List of Tables	XX
Chapter 1: Introduction	1
1.1 Information Technology: Desire for Higher Speed	1
1.2 Scope of this Thesis	2
1.3 Why Silicon-Based Integrated Circuits?	4
1.4 Challenges	5
1.5 Contributions	6
1.5.1 Fundamental Issues: Signal Integrity	6
1.5.2 High-Speed Integrated Circuit Topologies in Silicon	7
1.5.3 Novel Architectures: High-Speed Signal Processing to Maintain Si	gnal Integ-
rity	
1.6 Thesis Organization	8
Chapter 2: Principles of High-Speed Communications	10
2.1 Trade-Offs in Link Design	10
2.2 Modulation Schemes	11
2.2.1 Modulation	
2.2.2 Symbol Coding	
2.2.3 Power Spectral Density	14
2.3 Link Reliability	16
2.3.1 Eye Diagram	16 17
2.3.2 DITETIOL Rate (DER)	/ 1 19

	2.3.4 Equalization	21
	2.3.5 ISI Impact on BER	
	2.3.5.1 First-Order LTI System	
	2.3.5.2 Second-Order LTI System	34
2.4	Wireline Communication Transceiver	36
	2.4.1 General Architecture	
	2.4.2 Channel	38
	2.4.3 Pre-Amplifier	39
	2.4.4 Adaptive Equalizer	
	2.4.5 Clock Recovery	40
2.5	Timing Jitter	42
	2.5.1 Timing Jitter Definition	
	2.5.2 Jitter Impact on the BER	43
2.6	Overall Impact of Jitter and ISI on the BER	45
	2.6.1 Ideal Sampling Clock	
	2.6.2 Non-Ideal Sampling Clock	
	2.6.3 ISI and Jitter Trade-off.	
	2.6.3.1 The Bathtub Curve	
	2.0.5.2 The BER Contours: 5D Bathub Curve	
Chant	tor 3. Data Donandant littar in Wiraling Communications	50
Ullab		
Chap	Introduction	53
3.1	Introduction	53 53 55
3.1 3.2	Introduction	53 53 55
3.1 3.2	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent litter	53 53 55 55 57
3.1 3.2	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDI: First Order System	53 53 55 55 57
3.1 3.2 3.3	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time	53 53 55 55 57 59 59
3.1 3.2 3.3	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter	53 53 55 55 57 59 59 59
3.1 3.2 3.3	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ	53 53 55 57 57 59 62 62
3.1 3.2 3.3	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System	53 53 55 55 57 59 62 62 62
3.1 3.2 3.3 3.4	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method	53 53 55 55 57 59 62 62 63 63
3.1 3.2 3.3 3.4	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ	53 53 55 57 59 62 62 63 63 63
3.1 3.2 3.3 3.4	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ 3.4.3 Data-Dependent Jitter Minimization	53 53 55 55 57 59 62 62 63 63 66 67
3.1 3.2 3.3 3.4 3.5	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ 3.4.3 Data-Dependent Jitter Minimization Experimental Verification Experimental Verification	53 53 55 57 59 62 62 63 63 63 67 67 69
3.1 3.2 3.3 3.4 3.5 3.6	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ 3.4.3 Data-Dependent Jitter Minimization Experimental Verification DDJ Impact on the BER	53 53 55 55 57 59 62 62 63 63 66 67 69 69
3.1 3.2 3.3 3.4 3.5 3.6 3.7	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ 3.4.3 Data-Dependent Jitter Minimization Experimental Verification DDJ Impact on the BER Summary Summary	53 53 55 55 57 59 62 62 63 63 66 67 69 75
3.1 3.2 3.3 3.4 3.5 3.6 3.7	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ 3.4.3 Data-Dependent Jitter Minimization Experimental Verification DDJ Impact on the BER Summary Summary	53 53 55 55 57 59 62 62 63 63 63 63 63 63 67 75
3.1 3.2 3.3 3.4 3.4 3.5 3.6 3.7 Chapt	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System. 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ 3.4.3 Data-Dependent Jitter Minimization Experimental Verification DDJ Impact on the BER Summary Summary	53 53 55 57 59 62 62 62 63 63 63 63 67 67 78 79
3.1 3.2 3.3 3.4 3.5 3.6 3.7 Chapt 4.1	Introduction Framework 3.2.1 Data Jitter 3.2.2 Data-Dependent Jitter An Analytical Expression for DDJ: First-Order System 3.3.1 Analytical Expression for Threshold-Crossing Time 3.3.2 Peak-to-Peak Jitter 3.3.3 Scale-One DDJ An Analytical Expression for DDJ: General LTI System 3.4.1 Perturbation Method 3.4.2 Peak-to-Peak Jitter and Scale-One DDJ 3.4.3 Data-Dependent Jitter Minimization Experimental Verification DDJ Impact on the BER Summary Summary	53 53 55 55 57 59 62 62 62 63 63 66 67 69 75 78 79 79

4.2.1 Single Stage Amplifiers	81
4.2.1.1 One-port (two-terminal) load network	
4.2.1.2 Two-port (four-terminal) matching network	
4.2.2 Multi-Stage Amplifiers	
4.3 Design Methodology	
4.4 Example Design	
4.5 Experimental Results	
4.6 Summary	

Chapter 5: Eye-Opening Monitor for Adaptive Equalization 101

5.1	Intro	duction	101
5.2	Prior	Art	
5.3	EOM	1 Principle of Operation	104
5.4	EOM	1 Architecture	
5.5	Circu	uit Implementation	111
5.6	Expe	rimental Results	114
4	5.6.1	Test Setup	
4	5.6.2	Clock Path	
4	5.6.3	Qualitative Eye-Opening Measurement	116
4	5.6.4	Eye-Opening Measurement Variations	
4	5.6.5	Complete System Test	119
5.7	EOM	1 vs. BERT	
5.8	Sum	mary	

Chapter 6: Instantaneous Demultiplexing for Burst-Mode Links 124

6.1 Introduction	
6.2 Instantaneous 1: <i>n</i> Demultiplexer	
6.2.1 General Architecture	
6.2.2 Design of a 1:2 Demultiplexer	
6.2.3 Cascade Architecture	130
6.3 Delay Mismatch	131
6.4 Delay Implementation	
6.4.1 Passive Delay	
6.4.2 LC Delay Line Implementation	136
6.4.3 Experimental Results and Analysis	138
6.4.3.1 Measurement Accuracy and Repeatability	138
6.4.3.2 S-parameters	
6.4.3.3 Standalone Delay Lines: Group Delay	139
6.5 Prototype Measurement Results	142
6.6 Summary	146

Chapt	ter 7: Conclusion	147
7.1	Thesis Highlights	
7.2	Directions for Future Work	149
Apper	ndix A: Overall BER Calculation	152
Apper	ndix B: Threshold-Crossing Time	156
Apper	ndix C: Impedance Function	160
Apper	ndix D: Mask Error Rate	161
Biblio	graphy	163