CaltechTHESIS
  A Caltech Library Service

Browse by Advisor

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Degree Date (Year Only) | Authors | No Grouping
Number of items: 19.

Chang, Xiaofei (2014) Resetting Asynchronous QDI Systems. Master's thesis, California Institute of Technology. doi:10.7907/RNGK-RV18. https://resolver.caltech.edu/CaltechTHESIS:10042013-160844239

Keller, Sean Jason (2014) Robust Near-Threshold QDI Circuit Analysis and Design. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/79EJ-Q945. https://resolver.caltech.edu/CaltechTHESIS:08172013-192316055

Jang, Wonjin (2008) Soft-Error Tolerant Quasi Delay-insensitive Circuits. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/ZVFF-WE07. https://resolver.caltech.edu/CaltechETD:etd-11092007-180524

Prakash, Piyush (2008) Throughput Optimization of Quasi Delay Insensitive Circuits via Slack Matching. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/9HMY-RR92. https://resolver.caltech.edu/CaltechETD:etd-05262008-234258

Papadantonakis, Karl Spyros (2006) Rigorous Analog Verification of Asynchronous Circuits. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/4R8F-WF03. https://resolver.caltech.edu/CaltechETD:etd-01132006-152609

Prakash, Piyush (2005) Slack Matching. Master's thesis, California Institute of Technology. doi:10.7907/g43p-hv51. https://resolver.caltech.edu/CaltechETD:etd-05272005-134017

Wong, Catherine Grace (2004) High-Level Synthesis and Rapid Prototyping of Asynchronous VLSI Systems. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/5N2N-0W58. https://resolver.caltech.edu/CaltechTHESIS:11192009-161338958

Ginis, Roman (2002) Automating Resource Management for Distributed Business Processes. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/9GXT-BD03. https://resolver.caltech.edu/CaltechETD:etd-11012005-093745

Papadantonakis, Karl Spyros (2002) What is "Deterministic CHP", and is "Slack Elasticity" That Useful? Master's thesis, California Institute of Technology. doi:10.7907/PCCK-CS43. https://resolver.caltech.edu/CaltechETD:etd-08222002-122806

Pénzes, Paul Ivan (2002) Energy-Delay Complexity of Asynchronous Circuits. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/9jpj-5s67. https://resolver.caltech.edu/CaltechTHESIS:03022011-131111881

Nyström, Mika (2001) Asynchronous Pulse Logic. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/B107-MW15. https://resolver.caltech.edu/CaltechTHESIS:10152010-145548970

Manohar, Rajit (1999) The impact of asynchrony on computer architecture. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/xzwa-p598. https://resolver.caltech.edu/CaltechETD:etd-08112005-114144

Lee, Tak Kwan (1995) A General Approach to Performance Analysis and Optimization of Asynchronous Circuits. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/ehzs-y537. https://resolver.caltech.edu/CaltechETD:etd-10172007-090528

Tierno, Jose Andres (1995) An energy-complexity model for VLSI computations. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/PP38-4935. https://resolver.caltech.edu/CaltechETD:etd-10252007-094408

Van der Goot, Marcel Rene (1995) Semantics of VLSI synthesis. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/SR5V-KT18. https://resolver.caltech.edu/CaltechETD:etd-10162007-093427

Hazewindus, Pieter Johannes (1992) Testing delay-insensitive circuits. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/0d7v-9d09. https://resolver.caltech.edu/CaltechETD:etd-07202007-132706

Burns, Steven Morgan (1991) Performance analysis and optimization of asynchronous circuits. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/kez1-7q52. https://resolver.caltech.edu/CaltechETD:etd-07092007-072640

Burch, Jerry R. (1988) A Comparison of Strict and Non-Strict Semantics for Lists. Master's thesis, California Institute of Technology. doi:10.7907/01bb-3j05. https://resolver.caltech.edu/CaltechTHESIS:03262012-113851465

Li, Peyyun Peggy (1986) A Parallel Execution Model for Logic Programming. Dissertation (Ph.D.), California Institute of Technology. doi:10.7907/2ngs-bp80. https://resolver.caltech.edu/CaltechETD:etd-03192008-143903

This list was generated on Fri Mar 29 06:08:09 2024 UTC.