HIGH-PERFORMANCE SILICON NANOWIRE ELECTRONICS

Thesis by
Ruo-Gu Huang
In Partial Fulfillment of the Requirements for the
Degree of

Doctor of Philosophy

CALIFORNIA INSTITUTE OF TECHNOLOGY

Pasadena, California

2012

(Defended December 6, 2011)
To My Father and My Wife
ACKNOWLEDGEMENTS

It is indeed a wonderful journey to conduct my Ph.D. study at Caltech. First of all, I would like to express my gratitude and thanks to my advisor, Professor Jim Heath, for his support and guidance on my research over the past six years. Jim is an amazing person to work with. His scientific insight always inspires me to think deeper. I really learn a lot from him.

I also want to thank my Defense and Candidacy Committee members: Professor Amnon Yariv, Professor Alex Scherer, Professor Keith Schwab, Professor Julia Greer, Professor Alain Martin, and Professor Azita Emami, for their insightful suggestions on my thesis and presentation.

I am grateful to my intelligent colleagues in the Heath group. It is really a pleasure to work with you. Special gratitude goes to some current and past group members. I want to thank Dr. Douglas Tham, Professor Dunwei Wang, Dr. Bonnie Kean, Dr. Young-Shik Shin, and Dr. Habib Ahmad, whom I worked with on the silicon nanowire logic project. In addition, I also acknowledge Jen-Kan Yu, Dr. Ke Xu, Dr. Slobodan Mitrović, and Joey Varghese for their help on my current memory project. I am grateful to Kevin Kan for his equipment support. My appreciation also goes to Diane Robinson and Amy Crown for their administration assistance.

I want to thank Kent Potter in the EE Department for his instrument assistance. Also, I thank Brian Thibeault at UCSB for his help on ALD process. I appreciate the help coming from Jim Lacy, Melissa Melendes, Dr. Guy DeRose, and Nils Asplund, the staff members of Kavli Nanoscience Institute.
My gratitude also goes to all of my friends at Caltech, especially those affiliated with the Association of Caltech Taiwanese. Without you, my life would not be this colorful.

Last but not least, I want to express my deepest gratitude to my family, especially my father, and my wife, for their endless love, support, and motivation. My father, the bravest cancer fighter, leads by example, for which I am always indebted. I will keep his devotion to my family in mind forever. Finally, I would like to thank my wife, Wan-Yu, for pushing me through my Ph.D. study. I cannot imagine going through all of this alone without her company. This thesis is dedicated to her.
ABSTRACT

This thesis explores 10-nm wide Si nanowire (SiNW) field-effect transistors (FETs) for logic applications via the fabrication and testing of SiNW-based ring oscillators. Both SiNW surface treatments and dielectric annealing are reported for producing SiNW FETs that exhibit high performance in terms of large on/off-state current ratio (~10^8), low drain-induced barrier lowering (~30 mV), high carrier mobilities (~269 cm^2/V·s), and low subthreshold swing (~80 mV/dec). The performance of inverter and ring-oscillator circuits fabricated from these nanowire FETs is explored as well. The inverter demonstrates the highest voltage gain (~148) reported for a SiNW-based NOT gate, and the ring oscillator exhibits near rail-to-rail oscillation centered at 13.4 MHz. The static and dynamic characteristics of these NW devices indicate that these SiNW-based FET circuits are excellent candidates for various high-performance nanoelectronic applications.

A set of novel charge-trap non-volatile memory devices based on high-performance SiNW FETs are well investigated. These memory devices integrate Fe_2O_3 quantum dots (FeO QDs) as charge storage elements. A template-assisted assembly technique is used to align FeO QDs into a close-packed, ordered matrix within the trenches that separate highly aligned SiNWs, and thus store injected charges. A Fowler-Nordheim tunneling mechanism describes both the program and erase operations. The memory prototype demonstrates promising characteristics in terms of large threshold voltage shift (~1.3 V) and long data retention time (~3 x 10^6 s), and also allows for key components to be systematically varied. For example, varying the size of the QDs indicates that larger diameter QDs exhibit a larger memory window, suggesting the QD charging energy plays an important role in the carrier
transport. The device temperature characteristics reveal an optimal window for device performance between 275K and 350K.

The flexibility of integrating the charge-trap memory devices with the SiNW logic devices offers a low-cost embedded non-volatile memory solution. A building block for a SiNW-based field-programmable gate array (FPGA) is proposed in the future work.
# TABLE OF CONTENTS

Acknowledgements ........................................................................................................ iv  
Abstract .......................................................................................................................... vi  
Table of Contents .......................................................................................................... viii  
List of Figures and Tables ............................................................................................. xi  

**Chapter 1: Introduction** ......................................................................................... 1  
1.1 Silicon Nanowire Electronics ............................................................................... 1  
1.2 Thesis Overview ................................................................................................. 4  

**Chapter 2: Enhanced-Mode Silicon Nanowire Field-Effect Transistors** ... 5  
2.1 Introduction ........................................................................................................ 5  
2.2 Pattern Doping Protocol .................................................................................... 7  
2.2.1 Spin-on-Doping Technique ....................................................................... 8  
2.2.2 Ion Implantation ....................................................................................... 9  
2.3 Superlattice Nanowire Pattern Transfer (SNAP) ......................................... 10  
2.4 Surface Passivation Technique .................................................................... 12  
2.5 Development of Complementary Silicon Nanowire Field-Effect Transistors  
   ............................................................................................................................... 13  
2.5.1 Device Fabrication .................................................................................. 13  
2.5.2 Device Electrical Characteristics ......................................................... 16  
2.5.3 Parameter Fluctuations .......................................................................... 20  
2.6 Conclusions ..................................................................................................... 22  

Appendix 2.1: The Process Detail of HfO₂ Thin Films Prepared  
by Using Atomic Layer Deposition (ALD) ........................................................... 24  
Appendix 2.2: Mobility Comparison SiNW FETs ............................................. 25  
Appendix 2.3: Subthreshold Swing Comparison SiNW FETs ....................... 26
Appendix 2.4: Estimate of the Reduction in the HfO$_2$
Interface-Trap Density ...................................................... 27

Chapter 3: High-Performance Silicon Nanowire Logic Circuits ......... 28
3.1 Introduction ........................................................................................................... 28
3.2 Silicon Nanowire Inverters .............................................................................. 29
  3.2.1 Static Electrical Characteristics ................................................................. 30
  3.2.2 Transient Electrical Characteristics .......................................................... 33
  3.2.3 Inverter Parameter Fluctuations ................................................................. 34
3.3 Silicon Nanowire Ring Oscillators ................................................................. 35
  3.3.1 HSPICE Simulation of Three-Stage Ring Oscillators ............................. 36
  3.3.2 Transient Electrical Characteristics .......................................................... 37
  3.3.3 Performance Analysis ............................................................................... 38
  3.2.4 Circuit Performance Fluctuations ............................................................... 39
3.4 Conclusions ....................................................................................................... 40
Appendix 3.1: Performance Comparison of SiNW ROs ................................. 41

Chapter 4: Silicon Nanowire Non-volatile Memory Devices ................. 42
4.1 Introduction ....................................................................................................... 42
4.2 Development of Silicon-Nanowire Quantum-Dot Non-volatile
  Memory Devices .................................................................................................... 44
  4.2.1 Device Fabrication ..................................................................................... 44
  4.2.2 Device Electrical Characteristics ............................................................... 48
  4.2.3 The Quantum Dot Size Dependence on Memory Window .................. 53
  4.2.4 Device Temperature Characteristics ....................................................... 54
4.3 Conclusions ....................................................................................................... 56
Appendix 4.1: Template-Assisted Assembly Technique ............................ 57
Appendix 4.2: The Charge Transport Mechanism of the
  Memory Device .................................................................................................... 58
Appendix 4.3: The Transfer Characteristics of n-Type Memory Devices .......................................................... 59
Appendix 4.4: Calculation of the Capacitive Coupling Ratio of a Memory Device ................................................. 60
Appendix 4.5: Calculation of the Average Number of Stored Charges per FeO QD .................................................................................................................. 61

Chapter 5: Future Work ...................................................................................................................................... 62

5.1 Ultra-dense SiNW Charge-Trap Memory ........................................................................................................ 62
5.2 SiNW-Based Field-Programmable Gate Array (FPGA) .................................................................................. 64

Bibliography ..................................................................................................................................................... 66
LIST OF FIGURES AND TABLES

Chapter 1
Figure 1.1 Potential technology solutions of future logic devices .......... 2

Chapter 2
Figure 2.1 Simplified cross-sectional view of an n-type FET ............... 6
Figure 2.2 Doping scheme of complementary SiNW FETs ..................... 8
Figure 2.3 Major steps of SNAP process ........................................ 10
Figure 2.4 High-magnification SEM micrograph of SiNW array .......... 11
Figure 2.5 SiNW-based FETs and circuits ....................................... 14
Figure 2.6 SiNW FET performance measurements ........................... 16
Figure 2.7 Histogram of threshold voltages of SiNW FETs .................. 20
Figure 2.8 Histograms of on/off-state current ratio of SiNW FETs ........ 22
Figure 2.9 Histograms of transconductance of SiNW FETs ................. 23

Table 2.1 Summary of key performance metrics of SiNW FETs ............ 17
Table 2A.1 Comparison of mobility values of SiNW FETs ................... 25
Table 2A.2 Comparison of subthreshold swing values of SiNW FETs .... 26

Chapter 3
Figure 3.1 Detail layout of SiNW circuit ........................................... 29
Figure 3.2 Static characteristics of a SiNW inverter ........................... 31
Figure 3.3 Voltage gain of a SiNW inverter at different bias ............... 32
Figure 3.4 Dynamic characteristics of a SiNW inverter ....................... 33
Figure 3.5 Statistic data of SiNW inverters ...................................... 34
Figure 3.6 HSPICE simulation of three-stage ring oscillator .................. 36
Figure 3.7 Oscillation waveform of a SiNW ring oscillator ................... 38
Figure 3.8 Statistic data of SiNW ring oscillators ................................ 39
Table 3A.1  Comparison of ring oscillator performance ............................... 41

Chapter 4
Figure 4.1  Schematic of SiNW charge-trap memory ................................. 45
Figure 4.2  Transfer characteristics of a memory device ............................. 48
Figure 4.3  Voltage and speed test of a memory devices ............................. 49
Figure 4.4  Endurance and retention test of a memory devices ...................... 50
Figure 4.5  Low-voltage endurance test of a memory device ....................... 51
Figure 4.6  QD size dependence on threshold voltage shift ....................... 53
Figure 4.7  Temperature characteristics of a memory device ...................... 55
Figure 4S.1  F-N plot of a memory device ................................................. 58
Figure 4S.2  Transfer characteristics of n-type memory devices ................. 59
Figure 4S.3  Simplified capacitor model of a memory device .................... 60

Chapter 5
Figure 5.1  SEM micrograph of Si nanomesh and memory devices ............ 63
Figure 5.2  Proposed building block of a SiNW-based FPGA .................... 64
Chapter 1

Introduction

1.1 Silicon Nanowire Electronics

Silicon nanowires (SiNWs) have received attention as biological [1] and chemical [2] sensors, and as thermoelectric [3, 4], photovoltaic [5], and nanoelectronic devices [6, 7]. For virtually all of these applications, improvements in nanowire electronic properties for both n- and p-type doping, as well as improvements in the ability to control those properties, leads to superior performance. For applications such as thermoelectric energy conversion [4], or biomolecular sensing, decreasing the nanowire diameter can potentially yield performance increases, but only if the electronic properties of the nanowires can be well controlled. In addition, many NW applications, including thermoelectrics, require both n- and p-type NWs. Thus, techniques for producing and fine-tuning the properties of high performance SiNWs are finding applications that go well beyond conventional electronics circuitry.
SiNW field-effect transistors (FETs) provide the most important class of devices for investigating and optimizing NW electronic properties, regardless of the final intended application. Conventional planar bulk FETs suppress the short-channel effects (SCEs) and adjust the threshold voltages via modulating the channel doping concentration. The demand of high channel doping with scaling results in band-to-band tunneling across the junction, gate-induced drain leakage, and mobility degradation [8]. Furthermore, the more and more severe random dopant variation in scaled devices can cause intolerable threshold voltage variation [8, 9]. Consequently, it is difficult to further compromise this approach as scaling continues. Fully-depleted (FD) channel multi-gate FETs can solve this issue because they can adjust the threshold voltages by engineering the work function of the gate materials without introducing high channel doping. Due to the excellent gate-controlled electrostatics,

![Figure 1.1 Potential technology solutions of future logic devices. These solutions are projected by International Technology Roadmap for Semiconductors (ITRS) in 2009.](image)
these multi-gate devices can also have good SCE immunity [10-12]. Thus, FD multi-gate architecture is well recognized as a solution to the technology nodes below 32 nm [6-8, 13], as shown in Figure 1.1 [8]. Since the unique geometry of SiNWs can enable the straightforward implementation of multi-gate, all the SiNW devices mentioned through this thesis are built based on the FD multi-gate architecture.

SiNW-based devices can be fabricated from both bottom-up (materials grown) NWs [14, 15] or top-down, lithographically patterned NWs [6, 16]. Our own SiNWs, which are formed using the Superlattice Nanowire Pattern Transfer (SNAP) method [17, 18], are somewhere in between these two limits. The template used to pattern the SNAP NW arrays is grown using materials approaches, but the NWs themselves are formed from a (pre-doped) silicon-on-insulator thin films. The SNAP NWs possess both advantages and disadvantages relevant to their top-down and bottom-up fabricated counterparts. For example, the SNAP patterning approach allows for the formation of extremely long (~2-mm) NW arrays at a NW width (≥7 nm) and pitch (≥13 nm) [17, 19] that are difficult to achieve using any alternative approach. However, although SNAP NW arrays are relatively straightforward to integrate into simple logic and memory circuits [18-20], arbitrarily complex, wafer-scale NW circuits are not within reach—similar to the case for materials grown SiNWs. Thus, in Chapter 2 and 3, we compare our results against devices reported using both classes of NWs.
1.2 Thesis Overview

This thesis is organized into five chapters to accommodate my research projects in Heath group at Caltech. Each chapter was organized to be largely self-contained. All chapters share the same reference list at the end of this thesis. To avoid excessive redundancy, similar process techniques that are required in later chapters were occasionally referenced to an earlier chapter.

In Chapter 2, I first present the SNAP technique, which is used to fabricate high-quality silicon nanowires as my research basis. Two Si doping techniques are reported to make lightly-doped transistor channel regions and highly-doped source/drain contacts. SiNW surface treatment and HfO$_2$ gate dielectric annealing are described in detail to reach low interface-trap density. The electrical characteristics of the SiNW-based FETs are well explored and compared to the state-of-the-art performance metrics. In Chapter 3, the fabrication and characterization of SiNW inverters and three-stage ring oscillators are presented. Both static and dynamic circuit performance is found to be excellent. Nevertheless, large statistic variation on some key parameters is observed for the devices and circuits. Asynchronous circuit architecture is proposed to adapt to this inevitable variability. In Chapter 4, I demonstrate a novel type of SiNW charge-trap memory device that integrates iron oxide quantum dots as charge storage elements. This type of memory device shows promising electrical characteristics and can be easily integrated with the developed SiNW logic devices to offer a low-cost embedded memory solution. Based on these fundamental works mentioned earlier, a SiNW-based FPGA platform is proposed in Chapter 5.
Chapter 2

Enhanced-Mode Silicon Nanowire Field-Effect Transistors


2.1 Introduction

Enhanced-mode field-effect transistors (FETs) are normally-off devices. Unlike a normally-on FET (e.g., a depletion-mode FET), an enhanced-mode FET does not have a conductive channel when applying zero gate voltage. The normally-off characteristic can be explained as follows. Figure 2.1 shows the simplified physical structure of an enhanced-mode n-FET. The device is fabricated on a lightly p-doped Si substrate. The heavily n-doped source and drain regions are intentionally separated by the p-type substrate, where the spacing is defined as transistor channel length. Each pair of n+ region and p- substrate can form a p-n junction diode. When no bias voltage applied to the gate, the two back-to-back diodes prevent current conduction from drain to source. Such normally-off characteristic makes enhanced-mode FETs very suitable for low standby power applications. In fact, enhanced-mode FETs are the most widely used devices in the
In this chapter, we explore 10-nm wide Si nanowire (SiNW) FETs for logic applications. Here highly-ordered SiNWs are the main building block to serve as transistor channel regions. The fully-depleted multi-gate architecture discussed in Chapter 1 is implemented on our SiNW FETs. We report on Si doping protocols, SiNW patterning technique, SiNW surface treatments, and gate dielectric annealing, for producing SiNW FETs that exhibit high performance in terms of large on/off-state current ratio (~$10^8$), low drain-induced barrier lowering (~30 mV) and low subthreshold swing (~80 mV/dec). In addition, we report on the effective electron and hole mobilities, which we find to be at the current state-of-the-art for larger cross-section NWs.
2.2 Pattern Doping Protocol

Our SiNW FETs were fabricated on 6” (100) SIMOX SOI wafers with nominally 30-nm-thick single crystal silicon (100) film on top of 250 nm SiO₂ (Simgui, Shanghai, China). Since our pattern doping procedures were not self-aligned, the Moiré techniques [21] were adopted to achieve ~0.1 μm alignment accuracy. To avoid the possible metal diffusion in the following thermal process, silicon was chosen as the alignment mark material. The 50-nm-thick silicon alignment marks were first formed on the starting SOI wafer via the e-beam evaporation and standard lift-off process. The fabrication of complementary FETs requires three pattern doping processes. In order to match the device threshold voltages, the p-type spin-on-dopant (SOD) was used to increase the n-FETs’ channel doping concentration whereas the p-FETs’ channel regions are intentionally left undoped. Then two separate ion implantations were sequentially carried out to define the heavily-doped source/drain regions of n- and p-FETs. Figure 2.2 summaries the key steps of the doping scheme.
2.2.1 Spin-on-Doping Technique

The p-type spin-on dopant was used to dope n-FETs’ channel regions. This relatively gentle doping technique prevents the formation of lattice defects that can be generated using ion implantation [22]. The SOI wafers were first cleaned in dark using modified RCA process (H₂SO₄:H₂O₂ = 3:1 v/v, 120 °C, 10 min; HF:H₂O = 1:100 v/v, 15 s; HCl:H₂O₂:H₂O = 1:1:6 v/v, 75 °C, 10 min). This clean recipe was modified to reduce the Si consumption during the cleaning. A 180-nm-thick spin-on-glass (SOG) (Accuglass 214, Honeywell, Chandler, AZ) was then spin-coated (8000 RPM, 30 s) on the wafers as a dopant diffusion barrier layer. The diffusion window was open via photolithography and wet etching (100% BOE, 30s), as shown in Figure 2.2A. The modified RCA process was carried out again to clean the exposed silicon. A p-type SOD film (Boron A, Filmtronics Inc., Butler, PA) was applied to the wafers (8000 RPM, 30 s, Figure 2.2B) and annealed (785 °C in N₂, 3 min) in

![Figure 2.2](image)

**Figure 2.2** The doping scheme of complementary SiNW FETs. The spin-on-doping technique was used to lightly dope the channel regions of n-FETs. Two separate ion implantations were sequentially carried out to heavily dope the source/drain regions of both types of FETs.
a rapid thermal processor. The thermal drive-in process made dopants only diffuse into silicon through the pre-defined window where the SOD film directly contacted with silicon. The stacked SOG and SOD films were removed by BOE etching until the surface turned hydrophobic (Figure 2.2C). The doping concentration was measured \( \sim 10^{17} \text{ cm}^{-3} \) via four-point probe technique on a blank monitor wafer.

### 2.2.2 Ion Implantation

The p-type implantation (boron dose of \( 3.8 \times 10^{14} \text{ cm}^{-2} \) at 5 keV, Core Systems, Sunnyvale, CA) was first conducted to heavily dope the source/drain regions of p-FETs. The implanted regions were defined by using photolithography (Figure 2.2D). The same protocol was repeated for n-type implantation (phosphorus dose of \( 3.2 \times 10^{14} \text{ cm}^{-2} \) at 10 keV), as shown in Figure 2.2E. To prevent inconsistent implantation profiles caused by channeling, the implanted wafers were tilted by 7° relative to the incident beam direction [23].

After the modified RCA cleaning, the implant thermal activation step was performed under \( \text{N}_2 \) at 900 °C for 10 s. The four-point probe technique was used to monitor the doping concentration. The concentration values of the heavily n- and p-doped Si are \( 2.4 \times 10^{19} \) and \( 1.9 \times 10^{19} \text{ cm}^{-3} \), respectively. The same technique was also used to investigate the resistivity of 10-nm SiNWs that were made of implanted Si thin film. The result shows that the SiNW resistivity (2.57 \( \text{m\Omega}\cdot\text{cm} \)) is comparable to the value of the implanted thin film (2.15 \( \text{m\Omega}\cdot\text{cm} \)). This finding implies our thermal activation step can effectively anneal out most damage caused by ion implantation to make highly-conductive SiNWs. The final
doping profile is shown in Figure 2.2F, where the 1-μm channel length is defined by the spacing of the adjacent source/drain regions.

### 2.3 Superlattice Nanowire Pattern Transfer (SNAP)

The detail of SNAP process has been reported elsewhere [17, 18, 24, 25], and only the most noticeable points are described here. Figure 2.3 shows the major steps in SNAP nanowire fabrication. The superlattice wafer consisting of 100 alternating layers of GaAs and Al$_x$Ga$_{(1-x)}$As was created by metal-organic chemical vapour deposition (MOCVD).

**Figure 2.3** The major steps of SNAP process. (A) A small piece of GaAs/Al$_x$Ga$_{(1-x)}$As superlattice is used as a patterning template. (B) The template is selectively wet etched to form a comb-like structure. The inset shows a SEM micrograph of the comb-like etched patterns. (C) A thin layer of Pt evaporated onto the template, creating Pt NWs along the ridges of the comb-like patterns. (D) The template is adhered to an epoxy-coated SOI wafer. (E) Partial of the template is dissolved, leaving the Pt NWs on the SOI surface. (F) The Pt NWs are transferred into the underlying SOI to create Si NWs.
(IQE Ltd., Cardiff, UK). Both composition and thickness can be well controlled in atomic resolution. The thickness of each layer of GaAs and Al\(_x\)Ga\(_{1-x}\)As is 60- and 10-nm, respectively. The SNAP process begins by cleaving a small piece (~2-mm wide and 5-mm long) of superlattice that was served as a template for nanowire patterning (Figure 2.3A).

The cleaved template was gently cleaned in methanol to make sure there are no visible particles on the surface. The template was then selectively etched (NH\(_3\): H\(_2\)O\(_2\): H\(_2\)O = 1:20:300 v/v, 10s; H\(_2\)O\(_2\), 5s; H\(_2\)O, 20s, all are at room temperature) to remove partial GaAs on the surface, leaving a comb of ~50-nm-high parallel Al\(_x\)Ga\(_{1-x}\)As ridges (Figure 2.3B). A thin layer (~100 Å) of Pt was evaporated on the template to create Pt nanowires along the Al\(_x\)Ga\(_{1-x}\)As ridges (Figure 2.3C). The Pt nanowires were brought into contact with the Si wafer coated (6000 RPM, 30 s) with a thin layer of heat-curable epoxy (20 drops part A to 2 drops part B (Epoxy Bond 110, Allied High Tech Products, Ranch Dominguez, CA) plus 0.25 mL poly(methyl methacrylate) in 15 mL chlorobenzene), as shown in Figure 2.3D. To ensure the epoxy coating is uniform, the Si wafer should be thoroughly cleaned beforehand. After epoxy curing, the entire assembly was immersed in the etchant (H\(_2\)O\(_2\): H\(_3\)PO\(_4\): H\(_2\)O = 1:5:50 v/v, ~6-7 hr). The template was slowly dissolved to release the Pt nanowires to the Si wafer (Figure 2.3E). The Pt nanowires served as an etch mask for directional reactive ion etching (RIE) (CF\(_4\) to He = 20:30, 5 mTorr, 40 W, 4 min) to convert the

![10 nm scale bar](image)

**Figure 2.4** A high-magnification SEM micrograph of a section of ~10-nm wide SiNWs with ~70 nm pitch. Scale bar, 1 µm.
underlying 30-nm thin Si film into a Si nanowire array (Figure 2.3F). In our FET fabrication, we routinely used SNAP technique to produce high-quality SiNW arrays (Figure 2.4).

2.4 Surface Passivation Technique

The native oxide on the SiNW surface can carry a high density of positive charges [26], which can reduce many FET performance metrics, including even inverting n-FETs in the absence of an applied gate bias [20]. In addition, growing a high-quality, thin silicon dioxide on SiNW surface is also a key process step for integrating a high-κ hafnium oxide, which is used as FET gate dielectrics [27-29]. Thus, prior to FET metallization, the SiNW arrays were passivated with a ~4-nm thermal oxide [30]. The SiNWs first went through the modified RCA clean and then annealed under O₂ in a RTP (1000 °C, 15 s, ramp rate: 35 °C/s) followed by a forming gas (5% H₂ in N₂, 475 °C, 5 min) anneal. This surface treatment, which significantly improved all FET performance metrics, is similar to what was recently reported for building high-performance SiNW photovoltaic films [31].
2.5 Development of Complementary Silicon Nanowire Field-Effect Transistors

2.5.1 Device Fabrication

The details of some key process steps have been covered in previous sections. Here they are integrated to fabricate SiNW FETs. A 1-μm effective channel length was used in the SiNW FETs and circuits (Chapter 3) for concept demonstration. Shorter channel lengths can be achieved by engaging advanced photolithography.
The SiNW FETs (Figure 2.5A) were fabricated on the pre-doped SOI wafers. The SNAP method was utilized to prepare arrays of 2-mm-long, 10-nm-wide SiNWs. The SNAP method initially produced an etch mask of Pt NWs on an epoxy-coated SOI surface (Figure 2.5A1). Prior to translating the Pt NW pattern to the underlying SOI, photolithography and lift-off processes were used to define contact pads within the NW array (Figure 2.5A2) [32]. The NW/micropatterned mask was transferred into the underlying SOI with a directional RIE. After metal removal and sectioning (via lithographic patterning and a dry etch: SF₆:He = 5:15, 15 mTorr, 40W, 1 min 15 s), SiNW arrays contacted to highly-doped Si pads, all fabricated from the same single crystal film.

**Figure 2.5** SiNW-based FETs and circuits. (A) SiNW inverter fabrication scheme. (A1) SNAP Pt NWs are released onto the SOI substrate. (A2) Additional Pt masking stripes are patterned over the Pt NWs. The mask pattern is transferred into the underlying Si with RIE. (A3) The transferred and sectioned structure consists of lightly-doped single-crystalline SiNWs contacted to highly-doped Si pads. (A4) SiNW inverter is formed after gate dielectric deposition, metallization and metal gate definition. (b) SEM image of two 3-stage ROs and one inverter. Scale bar, 50 μm.
were produced (Figure 2.5A3) [32]. Ohmic metal electrode contacts were made to the Si pads (Figure 2.5A4). High-quality SiNW arrays were routinely produced with this technique.

A relatively large pitch (for SNAP) is required for the construction of multi-gate structures in which the top and sidewalls of the NW channels are gated. Thus, we prepared 70-nm pitch SNAP NW arrays, which were then coated conformally with a ~6-nm thick hafnium oxide (HfO$_2$) gate dielectric at 250 °C using atomic layer deposition (see Appendix 2.1 for ALD process detail). This condition for depositing the HfO$_2$ dielectric is not ideal, but it also does not limit our final circuit performance. Pt and Ti gate electrodes were used for the n- and p-FETs, respectively, to match FET threshold voltages. Figure 2.5B shows a SiNW FET-based circuit layout.
2.5.2 Device Electrical Characteristics

Figure 2.6A shows the transfer characteristics of the n- and p-FETs consisting of twenty 10-nm SiNWs with 1-μm channel length ($L_g$). Both n- and p-FETs show very little hysteresis, which is negligible in the following parameter extraction. A full list of the n- and p-FET performance numbers are presented in Table 2.1. Here we simply touch on a few key highlights. The extracted threshold voltage ($V_{TH}$) values with $|V_{DS}| = 100$ mV for the n- and p-FETs are ~1.98 and ~1.17 V, respectively, which confirm that both devices are enhancement-mode FETs.

We have recently found that the thermal oxide passivation described above permits enhancement-mode n-FETs to
be fabricated without the use of channel doping, although the channels were doped in this work. In any case, only slight drain-induced barrier lowering (DIBL) was found, with values $\sim 37$ and $\sim 30$ mV/V for the n- and p-FET, respectively. For $|V_{DS}| = 1$ V, the values of $I_{ON}/I_{OFF}$ were $\sim 4.9 \times 10^6$ and $\sim 1.1 \times 10^8$ for the n- and p-FETs, respectively. The high on/off-state current ratio comes from the low off-state current, which can be attributed to the well-passivated SiNW surface [26]. A high-quality (thermal) silicon dioxide passivation, followed by hydrogen passivation, can dramatically reduce the surface state density of Si NWs [26, 30] and leads to superior gating efficiency.

**Table 2.1** Summary of key performance metrics of the SiNW n- and p-FETs discussed in the main text

<table>
<thead>
<tr>
<th>Parameter</th>
<th>SiNW n-FET</th>
<th>SiNW p-FET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Threshold voltage (V)</td>
<td>1.98</td>
<td>-1.17</td>
</tr>
<tr>
<td>$I_{ON}/I_{OFF}$ ratio</td>
<td>$4.9 \times 10^6$</td>
<td>$1.1 \times 10^8$</td>
</tr>
<tr>
<td>Mobility (cm$^2$/V·s)</td>
<td>268.6</td>
<td>224.6</td>
</tr>
<tr>
<td>Drain-induced barrier lowering (mV)</td>
<td>37</td>
<td>30</td>
</tr>
<tr>
<td>Transconductance (μS)</td>
<td>6</td>
<td>4</td>
</tr>
<tr>
<td>Subthreshold swing (mV/decade)</td>
<td>168*</td>
<td>80*</td>
</tr>
<tr>
<td></td>
<td>195</td>
<td>132</td>
</tr>
</tbody>
</table>

* Improved subthreshold swing after dielectric forming gas annealing

The effective electron and hole mobilities, extracted in the linear operation region [33], are $\sim 268.6$ and $\sim 224.6$ cm$^2$/V·s, respectively. Both types of devices exhibit good mobility performance. These two comparable mobility values arise because the n-FET has $\sim 100$-fold higher concentration of channel dopants than does the p-FET. Table 2A.1 in Appendix 2.2 compares the mobility values reported here with literature values for other SiNW FETs. To make a fair comparison, here our devices (with 300 nm$^2$ cross-section area)
are only compared against other reported SiNW FETs using high-κ gate dielectrics. Rudenko et al. [27] reported the state-of-the-art mobilities (260 and 175 cm²/(V·s) for electrons and holes, respectively) for top-down SiNW FETs with 2700 nm² cross-section, which is almost 10 times greater than the SiNWs explored here. van Dal et al. [28] reported electron and hole mobilities of 225 cm²/(V·s) and 175 cm²/(V·s) for 975 nm² cross-section SiNW FETs. For bottom-up grown, 314 nm² cross-section SiNW FETs, Zheng et al. [34] and Duan et al. [35] reported mobility values of 270 and 119 cm²/(V·s) for n- and p-FETs, respectively. Based upon the combined metrics of NW cross-section and carrier mobilities, our SiNW FETs exhibit state-of-the-art performance, indicating that our SiNW surface treatment effectively reduces surface scattering to maintain high mobilities [36].

The subthreshold swing (SS) parameter describes the effectiveness of an applied gate voltage for switching a device between the on and off states; a smaller SS is preferred, and implies a sharp transition between the on and off states of the FET. The SS of the SiNW n- and p-FETs was initially measured as ~195 and ~132 mV/decade, respectively. These values are not state-of-the-art, and are likely to be detrimentally influenced by the high interface-trap density (Dit) [37] of the HfO₂ dielectric at low deposition temperature [38]. We hypothesize that an improved quality HfO₂ film will boost this metric [39, 40]. We thus explored thermal annealing of the dielectric film, which has been previously shown to reduce the Dit of HfO₂ films [29, 40]. To prevent metal interconnects from reacting with silicon, the metallization was carried out after the deposited HfO₂ film was annealed (5% H₂ in N₂, 550 °C, 5 min). Figure 2.6B shows the transfer characteristics of SiNW FETs prepared using this annealing step. The improved SS of n- and p-FETs are
~169 and ~80 mV/decade, respectively. Such an improvement in SS values confirms our hypothesis. The corresponding reduction in $D_t$ of n- and p-FETs is estimated to be 1.7 and $3.4 \times 10^{12}$ cm$^{-2}$, respectively (see the Calculation in Appendix 2.3 for details). Table 2A.2 in Appendix 2.4 provides a comparison of SS values between our SiNW FETs and others reported from the literature. Rudenko et al. [27] reported a SS of 61 mV/decade for top-down fabricated, 2700 nm$^2$ cross-section SiNW FETs. Higher SS values of 70 mV/decade have been reported by van Dal et al. [28] for top-down 780 nm$^2$ cross-section SiNW FETs. For bottom-up n- and p-FETs (314 nm$^2$ cross-section), the SS values of 300 and 62 mV/decade have been reported by Zheng et al. [34] and Richter et al. [29], respectively. A high-quality, thin silicon dioxide on SiNW surface is a key process step for integrating high-$\kappa$ gate dielectrics that can yield a small SS [27-29]. While our SS values are good, there is still significant room for improvement, again likely through improving the HfO$_2$ quality by via a higher temperature deposition [38] and a higher temperature forming gas anneal [40]. Nevertheless, the enhancement-mode n- and p-FETs without this second HfO$_2$ anneal were sufficiently well matched to permit the fabrication of high quality inverters and, via integration of three of those inverters, ring oscillator circuits. Figure 2.6C shows the output characteristics of the n- and p-FETs used for the ROs. Both devices show high output impedance in the pinch-off region, a characteristic that favors the inverter voltage gain (Figure 3.2 inset). The output current of n- and p-FETs can be further matched by properly sizing the sectioning mask of the complementary devices to accommodate different number of SiNWs.
2.5.3 Parameter Fluctuations

The SiNW circuit performance is mainly determined by some key FET parameters, such as threshold voltage, on/off-state current ratio, transconductance, subthreshold swing, and mobility. It is necessary to understand these parameter distributions to further optimize the circuit performance. Among all of them, the threshold voltage distribution is the most important one because it determines the circuit bias point and the applicable power supply range. Figure 2.7 shows the histogram of threshold voltages of SiNW n- and p-FETs. Both types of devices have 17 sample points. The mean value and the standard deviation of n-FETs (p-FETs) are 1.762 (-1.354) and 0.104 (0.331), respectively. The relatively large standard deviation for both types of devices is possibly attributed to the narrow width of SiNWs and can be represented by [9]
\[ \sigma_{TH} = \frac{q}{C_{ox}} \sqrt{\frac{N_{channel} \cdot W_{depletion}}{3L_{ch} \cdot W_{eff}}}, \quad (2.1) \]

where \( q \) is the electron charge, \( C_{ox} \) is the gate oxide capacitance per unit area, \( N_{channel} \) is the channel doping concentration, \( W_{depletion} \) is the channel depletion width, \( L_{ch} \) is the effective channel length and \( W_{eff} \) is the collective SiNW width. Since each SiNW in the FET devices is only \( \sim 10 \text{-nm} \) in width, as equation (2.1) implies, any small width fluctuation or edge roughness can contribute considerable threshold voltage variation [28].

The reason why p-FETs show larger variations is attributable to their lightly doped channel. The channel has a low doping concentration of \( \sim 10^{15} \text{ cm}^{-3} \), which is determined by the background doping of the starting SOI wafers. The calculation based on the device parameters indicates there are only six dopant atoms in the p-FET channel regions. The number and spatial distribution of dopant atoms can scatter around the average [41], making the p-FET threshold voltage more vulnerable to doping fluctuation. This threshold voltage variation caused by random-dopant fluctuation tends to increase with device scaling [41-43]. A proposed approach that uses a ultra-thin (\( \sim 20 \text{ nm} \)) intrinsic SOI [28, 41, 43-45], and high-\( \kappa \)/metal three-dimensional gate stack [8, 10-12] can eliminate the need for channel doping. The device threshold voltages can be adjusted by engineering the work function of the gate materials without channel doping. Meanwhile the short-channel effects can be effectively suppressed by the excellent multi-gate controlled electrostatics.

Figure 2.8 shows the histogram of on/off-state current ratios of SiNW n- and p-FETs. Because of the good surface passivation, most devices exhibit high (>\( 10^6 \)) on/off
Figure 2.8 Histograms of on/off-state current ratio of SiNW n-FETs (A) and p-FETs (B). The data presented here are the identical devices used in Figure 2.7.

ratio. This is an important metrics for low power applications, in which a characteristic of high on-state drive current but low off-state leakage is needed. The on-off ratio for the majority of n-FETS (p-PETs) lies between $10^5$ and $10^6$ ($10^7$ and $10^8$). Figure 2.9 shows the histogram of FET transconductance. Both types of devices show reasonable transconductance distribution. High transconductance accompanied with high output impedance (as show in Figure 2.6C) favors inverter voltage gain. The detail is discussed in Section 3.2.1.

2.6 Conclusions

We have described the preparation of high performance SiNW n- and p-FETs, starting from 10 nm × 30 nm cross-section SiNWs. The performance metrics of these devices are compared against literature reports for FETs fabricated from both top-down and bottom-up SiNWs. State-of-the-art performance metrics are observed for the individual SiNW FETs. However, we also identified several parameters that can be optimized for further improving
Figure 2.9 Histograms of transconductance of SiNW n-FETs (A) and p-FETs (B). The data presented here are the identical devices used in Figure 2.7.

performance. The nanofabrication approaches delineated here should find relevance in several NW applications, such as sensors, thermoelectric devices, and photovoltaics.
Appendix 2.1 The Process Detail of HfO₂ Thin Films Prepared by Using Atomic Layer Deposition (ALD)

The conformal HfO₂ thin films were prepared via a thermal ALD system (Savannah 100, Cambridge Nanotech Inc., MA) as FET gate dielectric. Tetrakis(dimethylamino)hafnium (TDMAH) and water were used as the precursors. The deposition was conducted at 250 °C with a base pressure of ~0.3 torr. Each deposition cycle consists of the following four characteristic steps:

Step 1 Exposure of TDMAH. A 0.2-s precursor pulse, followed by 5 s exposure.

Step 2 Purge of residual TDMAH. Pumping for 10 s.

Step 3 Exposure of water vapor. A 0.2-s water pulse, followed by 5 s exposure.

Step 4 Purge of residual water. Pumping for 10 s.

The film thickness was characterized by an ellipsometer (Sopra GES-5, SopraLab, France) on blank Si wafers. The characterized deposition rate is ~1 Å/cycle. An array of metal-insulator-metal capacitors was fabricated to extract the film dielectric constant. The extracted dielectric constant is ~15.9.

The ALD HfO₂ thin films were difficult to remove via a dry etching. In the device fabrication, a 1% hydrofluoric acid was used to etch HfO₂. The etching rate strongly depends on the ALD temperature and the follow-up annealing conditions. For the as-made HfO₂ film deposited at 250 °C, the etching rate is ~12 Å/min.
## Appendix 2.2 Mobility Comparison of SiNW FETs

Table 2A.1 Comparison of the SiNW n- and p-FET mobility values reported here with literature values for other SiNW FETs

<table>
<thead>
<tr>
<th>Reference</th>
<th>SiNW dimensions/ Cross-section area/ NW preparation approach</th>
<th>Channel length</th>
<th>Gate dielectric</th>
<th>Electron mobility (cm²/V·s)</th>
<th>Hole mobility (cm²/V·s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>$W_{\text{SiNW}} = 10 \text{ nm}; T_{\text{SiNW}} = 30 \text{ nm} / 300 \text{ nm}^2$ / Top-down</td>
<td>1 µm</td>
<td>4 nm SiO$_2$ + 6 nm HfO$_2$</td>
<td>269</td>
<td>225</td>
</tr>
<tr>
<td>Suk, <em>IEDM</em> '07 [46]</td>
<td>4.5 nm in diameter / 15.9 nm$^2$ / Top-down</td>
<td>NA</td>
<td>3 nm SiO$_2$</td>
<td>~150</td>
<td>~290</td>
</tr>
<tr>
<td>Tezuka, <em>IEDM</em> '07 [47]</td>
<td>$W_{\text{SiNW}} = 18 \text{ nm}; T_{\text{SiNW}} = 38 \text{ nm} / 684 \text{ nm}^2$ / Top-down</td>
<td>20 µm</td>
<td>15-18 nm SiO$_2$</td>
<td>~200</td>
<td>~140</td>
</tr>
<tr>
<td>van Dal, <em>VLSI</em> '07 [28]</td>
<td>$W_{\text{SiNW}} = 15 \text{ nm}; T_{\text{SiNW}} = 65 \text{ nm} / 975 \text{ nm}^2$ / Top-down</td>
<td>0.9 µm</td>
<td>1 nm SiO$_2$ + 2.5 nm Hf$_6$Si$<em>4$O$</em>{12}$</td>
<td>~225</td>
<td>~175</td>
</tr>
<tr>
<td>Gunawan, <em>Nano Lett.</em> '08 [48]</td>
<td>$W_{\text{SiNW}} = 20 \text{ nm}; T_{\text{SiNW}} = 20 \text{ nm} / 400 \text{ nm}^2$ / Top-down</td>
<td>0.5 µm</td>
<td>5 nm SiO$_2$</td>
<td>~370</td>
<td>~130</td>
</tr>
<tr>
<td>Chen, <em>JJAP</em> '09 [49]</td>
<td>$W_{\text{SiNW}} = 48 \text{ nm}; T_{\text{SiNW}} = 22 \text{ nm} / 1056 \text{ nm}^2$ / Top-down</td>
<td>4 µm</td>
<td>13.6 nm SiO$_2$</td>
<td>540</td>
<td>NA</td>
</tr>
<tr>
<td>Hashemi, <em>IEDM</em> '08 [50]</td>
<td>$W_{\text{SiNW}} = 44 \text{ nm}; T_{\text{SiNW}} = 8.7 \text{ nm} / 382.8 \text{ nm}^2$ / Top-down</td>
<td>NA</td>
<td>SiO$_2$</td>
<td>~325</td>
<td>NA</td>
</tr>
<tr>
<td>Rudenko, <em>Microelec. Eng.</em> '05 [27]</td>
<td>$W_{\text{SiNW}} = 45 \text{ nm}; T_{\text{SiNW}} = 60 \text{ nm} / 2700 \text{ nm}^2$ / Top-down</td>
<td>5 µm</td>
<td>HfO$_2$</td>
<td>~260</td>
<td>~175</td>
</tr>
<tr>
<td>Zheng, <em>Adv. Mater.</em> '04 [34]</td>
<td>20 nm in diameter / 314 nm$^2$ / Bottom-up</td>
<td>2 µm</td>
<td>60 nm ZrO$_2$</td>
<td>270</td>
<td>NA</td>
</tr>
<tr>
<td>Duan, <em>Nature</em> '03 [35]</td>
<td>20 nm in diameter / 314 nm$^2$ / Bottom-up</td>
<td>5 µm</td>
<td>30 nm Al$_2$O$_3$</td>
<td>NA</td>
<td>119</td>
</tr>
</tbody>
</table>
### Appendix 2.3 Subthreshold Swing Comparison of SiNW FETs

Table 2A.2 Comparison of the SiNW n- and p-FET subthreshold swing values reported here with literature values for other SiNW FETs using high-κ gate dielectrics

<table>
<thead>
<tr>
<th>Reference</th>
<th>SiNW dimensions/ Cross-section area/ NW preparation approach</th>
<th>Channel length</th>
<th>Gate dielectric</th>
<th>SS&lt;sub&gt;n&lt;/sub&gt; (mV/decade)</th>
<th>SS&lt;sub&gt;p&lt;/sub&gt; (mV/decade)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This Work</td>
<td>( W_{\text{SiNW}} = 10 \text{ nm}; ) ( T_{\text{SiNW}} = 30 \text{ nm} / 300 \text{ nm}^2 / ) Top-down</td>
<td>1 ( \mu \text{m} )</td>
<td>4 nm SiO(_2) + 6 nm HfO(_2)</td>
<td>169</td>
<td>80</td>
</tr>
<tr>
<td>Richter, TED ’08 [29]</td>
<td>20 nm in diameter / 314 nm(^2) / Bottom-up</td>
<td>6 ( \mu \text{m} )</td>
<td>3.5 nm SiO(_2) + HfO(_2)</td>
<td>NA</td>
<td>62</td>
</tr>
<tr>
<td>van Dal, VLSI ’07 [28]</td>
<td>( W_{\text{SiNW}} = 12 \text{ nm}; ) ( T_{\text{SiNW}} = 65 \text{ nm} / 780 \text{ nm}^2 / ) Top-down</td>
<td>80 nm</td>
<td>1 nm SiO(<em>2) + 2.5 nm Hf(</em>{0.4})Si(_{0.6})O(_2)</td>
<td>~70</td>
<td>~70</td>
</tr>
<tr>
<td>Rudenko, Microelec. Eng. ’05 [27]</td>
<td>( W_{\text{SiNW}} = 45 \text{ nm}; ) ( T_{\text{SiNW}} = 60 \text{ nm} / 2700 \text{ nm}^2 / ) Top-down</td>
<td>5 ( \mu \text{m} )</td>
<td>SiO(_2) + HfO(_2)</td>
<td>~61</td>
<td>~61</td>
</tr>
<tr>
<td>Hu, Nano Lett. ’08 [51]</td>
<td>15 nm in diameter / 177 nm(^2) / Bottom-up</td>
<td>100 nm</td>
<td>4 nm HfO(_2)</td>
<td>NA</td>
<td>140</td>
</tr>
<tr>
<td>Zheng, Adv. Mater. ’04 [34]</td>
<td>20 nm in diameter / 314 nm(^2) / Bottom-up</td>
<td>2 ( \mu \text{m} )</td>
<td>60 nm ZrO(_2)</td>
<td>300</td>
<td>NA</td>
</tr>
<tr>
<td>Duan, Nature ’03 [35]</td>
<td>20 nm in diameter / 314 nm(^2) / Bottom-up</td>
<td>5 ( \mu \text{m} )</td>
<td>30 nm Al(_2)O(_3)</td>
<td>NA</td>
<td>600</td>
</tr>
</tbody>
</table>
Appendix 2.4 Estimate of the Reduction in HfO$_2$ Interface-Trap Density

Calculation approach for estimating the reduction in the HfO$_2$ interface-trap density, based upon measured device characteristics with and without HfO$_2$ dielectric annealing.

The subthreshold swing of FETs is given by [37]

$$SS \approx \frac{kT}{q} \ln 10 \cdot (1 + \frac{C_D + qD_{it}}{C_i}),$$

where $C_D$ is the depletion-layer capacitance, $C_i$ is the dielectric capacitance, and $D_{it}$ is the interface-trap density. We can rewrite the equation to express $D_{it}$ as

$$D_{it} \approx \frac{C_i \cdot SS}{kT \cdot \ln 10} - \frac{1}{q} \cdot (C_i + C_D).$$

We can estimate the $D_{it}$ change if two devices have the same $C_i$ and $C_D.$

$$\delta D_{it} = D_{it1} - D_{it2} \approx \frac{C_i}{kT \cdot \ln 10} \left(SS_1 - SS_2\right).$$

The SS parameters of our p-FET without and with HfO$_2$ anneal are ~132 and ~80 mV/decade, respectively. The value of $C_i$ is ~6.23 × 10$^{-7}$ F/cm$^2$. The estimated $\delta D_{it}$ is ~3.4 × 10$^{12}$ cm$^{-2}$. 
Chapter 3

High-Performance Silicon Nanowire Logic Circuits


3.1 Introduction

In this chapter, both inverter and ring oscillator circuits (ROs) are explored as a driver to develop SiNW FET arrays. Figure 3.1 shows the layout detail of current design. These circuits require the integration of both n- and p-FETs and have strict, high-performance requirements with respect to both types of devices. For example, the performance of a RO is so sensitive towards many important NW metrics, nanowire- or nanotube-based ROs have been widely investigated [6, 14-16, 52, 53]. In general, these published devices exhibit oscillation frequencies in the megahertz to >100 MHz range, but other circuit characteristics, such as output swing (which is the oscillation voltage amplitude) have been poor. For example, if the output swing is divided by the magnitude of the supply voltage, the largest ratio reported for a high-speed NW RO is only ~0.33 [6, 15]. Ideally, this ratio should be as close to unity as possible so as to permit signal restoration. We demonstrate
Figure 3.1 The layout detail of SiNW inverters and ROs. In this design, each SNAP imprint has 10 circuit sections. There are one inverter and two ROs in each section. The probing pads attached to the ROs permit the direct access to their transient characteristics. This design is implemented via high throughput photolithography. The minimum circuit feature and the parasitic capacitance can be further scaled by engaging high-resolution e-beam lithography. Inset is the schematic of a three-stage RO. Scale bar in the SEM micrograph, 200 µm.

Here that SiNW RO circuits, comprised of 10-nm wide, 30-nm high SiNWs can both perform at >10 MHz while retaining an output swing/supply voltage ratio of 0.86.

3.2 Silicon Nanowire Inverters

A CMOS inverter is the most fundamental building block of modem digital circuits. A CMOS inverter is composed of two matched n- and p-FET, which are connected in series. In terms of power consumption, a CMOS inverter consumes only high dynamic power but keep very low static power [54]. Such a power-efficient characteristic makes CMOS-based circuits stay in the mainstream of nanoelectronics. In this section, the SiNW FETs
developed in Chapter 2 were used to fabricate high-performance SiNW inverters. Both inverter static and dynamic characteristics are investigated.

### 3.2.1 Static Electrical Characteristics

Figure 3.2 shows the static transfer characteristics of a SiNW inverter. It is reasonable to bias the inverter with 1-μm channel length at 3 V. The operating voltage can be further scaled down with device channel length and threshold voltage. The inverter noise margins (NMs) are an important metrics that quantifies the ability of a NOT gate to reject the noise superimposed on the input signal [54]. The high and low NM can be defined by the four parameters obtained from the voltage transfer characteristic as follows.

\[
NM_H = V_{OH} - V_{IH}, \quad (3.1)
\]

\[
NM_L = V_{IL} - V_{OL}, \quad (3.2)
\]
where $V_{OH}$, $V_{IH}$, $V_{IL}$, and $V_{OL}$ are the points at which the slope of the transfer characteristics is -1, as indicated in Figure 3.2. From the given transfer characteristics, the inverter exhibits excellent noise margins: $NM_L$ and $NM_H$ are 1.74 and 0.82 V, respectively. In addition, the transfer characteristics also exhibit matched input/output range that permits signal propagation without amplitude degradation. The value of inverter dc voltage gain is

![Figure 3.2](image)

**Figure 3.2** Static characteristics of a SiNW inverter under 3-V bias. The black and green curves correspond to the voltage and current transfer characteristics, respectively. The inset shows the corresponding voltage gain.

a good index to evaluate the extent of signal propagation within logic gates. High voltage gain is preferred. For $V_{DD} = 3$ V, the maximum gain is $\sim 148$ (Figure 3.2 inset). To our knowledge, this represents the highest gain reported for SiNW devices [15, 55]. The high
The voltage gain of a SiNW inverter at different bias combinations. The back-gate bias of 0, 5, 7.5, and 10 V are used to optimize the voltage gain.

Figure 3.3 The voltage gain of a SiNW inverter at different bias combinations. The back-gate bias of 0, 5, 7.5, and 10 V are used to optimize the voltage gain.

Voltage gain mainly arises from the high FET transconductance and large output impedance described in Chapter 2. The current transfer characteristics shown in the same figure indicate the inverter only consume a considerable current in the transition region, but otherwise the quiescent current stays low (at $V_{IN} = 0$ volts, $I_{INVERTER} \sim 13$ pA). This excellent inverter quiescent behavior is attributed both to the low subthreshold current and to the high on/off current ratio of the FETs, which makes our SiNW circuits suitable for low-power application.

Figure 3.3 further shows the inverter voltage gain dependence on different bias conditions. As predicted, the voltage gain decreases with decreasing supply voltage that causes smaller FET transconductance. Nevertheless, at a low supply voltage of 1.5 V, the inverter still has voltage gain up to 13. In addition, the voltage gain can also be modulated by the bias applied to the wafer backside. It is because the back-gate bias can introduce a second channel at the bottom interface of SiNWs to modulate the total transconductance contributed by n- and p-FET. Although the back-gate modulation is not as strong as its top-gate counterpart due to the thicker equivalent gate dielectrics, it still offers another freedom to fine-tune the performance of this prototype circuit.
3.2.2 Transient Electrical Characteristics

Figure 3.4 shows the dynamic characteristics of the inverter, characterized by using an active probe (Picoprobe 12C, GGB Industries, Inc., FL, USA). The low capacitance loading of an active probe permits a high-fidelity transient measurement without changing the circuit speed. The 10:1 signal attenuation intrinsic to the probe and the delay associated with coaxial cables are compensated for in the data presented. The inverter can invert a 4-MHz sinusoidal input and maintain reasonable output swing. The swing amplitude increases with decreasing input speed. A visible propagation delay (~85 ns) is observed. Most of the delay arises from parasitic capacitances that are associated with the probe pad and the circuit interconnects as shown in Figure 3.1. The internal gate delay, as addressed in Section 3.3.3, is <12.5 ns.

![Figure 3.4](image.png)

**Figure 3.4** The dynamic characteristics of a SiNW inverter under 4-V bias. The 4-MHz input signal was fed by a function generator. To buffer the circuit from the measurement setup, the measurement was done by the high-impedance active probe.
3.2.3 Inverter Parameter Fluctuations

Figure 3.5 shows the performance fluctuations of 16 SiNW inverters under 3-V bias. The histogram of inverter switching points (SP) is shown in Figure 3.5A. The SP value is defined as when the inverter input voltage is equal to the output voltage. We can use the SP histogram to study the transition variation of SiNW inverters. The SP men value and the standard deviation are 1.766 and 0.237, respectively. As discussed in Section 2.5.3, the SP variation mainly arises from the threshold voltage fluctuation of SiNW FETs. Tighter SP distribution can be achieved if the FET threshold voltages are better controlled. Figure 3.5B shows the voltage gain histogram of SiNW inverters. Although most inverters have high gain (>40), the relatively broad distribution may hinder these SiNW inverters from being used in more complicated synchronous circuits. Nevertheless, asynchronous circuit architecture offers an alternative approach [56, 57] for high-variability SiNW circuit. Since asynchronous circuits can operate correctly, almost independent of delays, they are very

![Figure 3.5](image_url)

**Figure 3.5** Histogram of switching point (A) and voltage gain (B) of 16 SiNW inverters.
robust to physical parameter variations. For example, an asynchronous circuit can tolerate large variation of ambient temperature and the supply voltage while maintaining the correct operation. More detail of asynchronous circuits is available in the following section.

3.3 Silicon Nanowire Ring Oscillators

Synchronous logic circuits feature a global clock that synchronizes circuit activity, and are the standard of digital circuits. To avoid timing error, the clock speed of synchronous circuits is determined by the worst-case delay of the longest signal path. However, nanoscale circuits can exhibit stochastic variations in doping, device dimensions, and other factors that can detrimentally influence the worst-case delay, which can make synchronous logic circuits inefficient [56, 57]. Alternatively, asynchronous circuits have no global clock but instead are comprised of computational modules communicating by handshake protocols [56, 58] for local synchronization. Asynchronous systems have also demonstrated to be energy and power efficient due to the absence of a global clock, the locality of activity, and the automatic shut-off inactive parts. Oscillating handshake signals are essential to keep an asynchronous circuit active. A key component of asynchronous logic circuits is ring oscillators (ROs), which are comprised of odd number of inverters, and provide for the local clocks that time such circuits. For ROs to maintain oscillation, large gain and full signal-restoration are required. Thus, we report on SiNW-based ROs as a step towards exploring the potential of SiNW-based asynchronous logic circuits in this section.
3.3.1 HSPICE Simulation of Three-Stage Ring Oscillators (RO)

Before fabricating SiNW ROs, the voltage gain dependence of three-stage ROs is first investigated by conducting HSPICE simulation. The ROs are simulated at a bias of 2.5 V by using the 0.25-μm CMOS FET model of Taiwan Semiconductor Manufacturing Company (TSMC). The three-stage ROs are made of three identical inverters, in which both n- and p-FET are properly sized to have comparable driving current. The inverter voltage gain and driving current are modified by sizing the device channel width. The simulation shows both voltage gain and driving current decrease with shrinking width. The three plots in Figure 3.6 represent there ROs with different inverter gain. The gain values are (from top to bottom) 25, 10, and 5, respectively. Although all simulated ROs show spontaneous oscillation, the one with inverter gain of 5 shows degraded and non-full-swing oscillating waveform. This simulation indicates high inverter gain (>10) is a basic requirement to fabricate high-performance SiNW ROs.

Figure 3.6 The HSPICE simulated output waveforms of three ring oscillators with different inverter gain. The voltage gains (from top to bottom) are 25, 10, and 5, respectively.
3.3.2 Transient Electrical Characteristics

To accurately characterize the transient performance of the three-stage SiNW RO, an active probe (Picoprobe Model 12C with 0.1-pF input capacitance, GGB Industries, USA) was employed to measure the output waveform with $V_{DD} = 3.5$ V (Figure 3.7). An active probe can avoid loading the measured RO. Without an internal output buffer, the RO demonstrates spontaneous oscillation centered at ~13.4 MHz and provides near rail-to-rail output swing (OS). Many groups [14-16, 52] have reported approaches towards improving RO oscillation frequency, but little attention has been paid to the equally important issue of rail-to-rail swing in dynamic behavior. In fact, limited dynamic swings can lead to unmatched input/output ranges among adjacent logic gates and cause circuit malfunction. Table 3A.1 in Appendix 3.1 provides a detailed comparison of the SiNW RO reported here with other reported NW ROs. The best reported value of OS-to-$V_{DD}$ ratio for other ROs is only ~0.33 [6, 15], which is not high enough for solid logic operation. Our RO exhibits an OS-to-$V_{DD}$ ratio of 0.86, or 2.6-fold higher than the previously reported value. The proper operation of asynchronous circuits basically rely on the capability of ROs that to amplify and restore signals. The performance metrics indicate our RO can fulfill both the signal amplification and restoration requirements of an asynchronous circuit.
Figure 3.7 Output waveform of a 3-stage SiNW RO with $V_{DD} = 3.5$ V. The oscillation frequency is about 13.4 MHz. The RO offers nearly rail-to-rail signal swing. To buffer the circuit from the measurement setup, the measurement was done by the high-impedance active probe. The 10:1 signal attenuation intrinsic to the probe was compensated for in the data presented.

3.3.3 Performance Analysis

The frequency of our RO could be increased by simply engaging larger numbers of SiNWs to gain more driving current. Extrinsic parasitic capacitances dominate the speed of our ROs. Taking the extrinsic parasitic capacitances into account, the internal inverters are at least six-fold faster than the RO: the propagation delay of each stage is <12.5 ns. The intrinsic speed of the inverters can be estimated as only $\sim 143$ ps by the CV/I metric [15, 55]. Most propagation delay arises from parasitic capacitances associated with the interconnects (as shown in Figure 3.1) and the active probe. A more compact circuit layout and the use of internal output buffer for probing would likely lead to improved high-speed performance of SiNW ROs.
3.3.4 Circuit Performance Fluctuations

Since SiNW ROs are the engine of asynchronous circuits, it is worthwhile to study their performance distribution. Figure 3.8 shows the histogram of oscillation frequency of 23 SiNW ROs biased at 3.5 V. The statistic data are collected from the devices on three different SiNW imprints that are fabricated side-by-side. The histogram exhibits two populations distinct from their speed. The high-frequency population belongs to an imprint with perfect SiNW arrays, which make the speed outstanding. The low-frequency population has more sample points and shows a Gaussian-like distribution. The considerable frequency fluctuation arising from the large device variability is observed in each population. It implies the variation-insensitive asynchronous architecture is a better choice for SiNW electronics.

![Figure 3.8](image)

*Figure 3.8* The histogram of oscillation frequency of 23 SiNW ROs biased at 3.5 V.
3.4 Conclusions

High-performance SiNW inverters and three-stage ROs have been demonstrated. The SiNW inverter shows rail-to-rail operating ranges, large noise margin, low quiescent current, and high voltage gain. The SiNW ROs exhibit spontaneous oscillation at 13.4 MHz and an output swing to $V_{DD}$ ratio of 0.86, indicating both gain and signal restoration. The performance metrics of these devices are compared against literature reports for ROs and FETs fabricated from both top-down and bottom-up SiNW FETs. State-of-the-art performance metrics are observed for certain inverter and RO characteristics.
## Appendix 3.1 Performance Comparison of SiNW ROs

### Table 3A.1 Comparison of the SiNW RO reported here with literature values for other NW ROs

<table>
<thead>
<tr>
<th>Reference</th>
<th>NW dimensions/ Cross-section area/ NW preparation approach/ NW material</th>
<th>Channel length</th>
<th>Gate dielectric</th>
<th>Oscillation frequency</th>
<th>Voltage swing / Supply voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>This Work</td>
<td>( W_{\text{NW}} = 10 , \text{nm} / T_{\text{SiNW}} = 30 , \text{nm} / 300 , \text{nm}^2 / \text{Top-down} / \text{Si} )</td>
<td>1 ( \mu )m</td>
<td>4 nm SiO(_2) + 6 nm HfO(_2)</td>
<td>13.4 MHz</td>
<td>(-3 , \text{V} / 3.5 , \text{V})</td>
</tr>
<tr>
<td>Nam <em>PNAS</em> '09 [15]</td>
<td>20 / 12 nm in diameter / 314 / 113 nm(^2) / Bottom-up / InAs/SiGe</td>
<td>1.5( \mu )m</td>
<td>20 nm HfO(_2)</td>
<td>~108 MHz</td>
<td>~2.6 V / 8 V</td>
</tr>
<tr>
<td>Singh <em>TED</em> '08 [6]</td>
<td>3 nm in diameter / 7.1 nm(^2) / Top-down / Si</td>
<td>0.25 ( \mu )m</td>
<td>9 nm SiO(_2)</td>
<td>8.8 MHz</td>
<td>~0.4 V / 1.2 V</td>
</tr>
<tr>
<td>Chen <em>Science</em> '06 [52]</td>
<td>2 nm in diameter / 3.1 nm(^2) / Bottom-up / CNT</td>
<td>NA</td>
<td>NA</td>
<td>52 MHz</td>
<td>NA / 0.92 V</td>
</tr>
<tr>
<td>Friedman <em>Nature</em> '05 [14]</td>
<td>20 nm in diameter / 314 nm(^2) / Bottom-up / Si</td>
<td>2 ( \mu )m</td>
<td>40 nm Si(_3)N(_4)</td>
<td>11.7 MHz</td>
<td>12 V / 43 V</td>
</tr>
<tr>
<td>Collaert <em>EDL</em> '04 [16]</td>
<td>( W_{\text{NW}} = 10 , \text{nm} / T_{\text{SiNW}} = 80 , \text{nm} / 800 / 1360 , \text{nm}^2 / \text{Top-down} / \text{Si} )</td>
<td>20 / 35 nm</td>
<td>1.6 nm EOT Nitrided oxide</td>
<td>~6.3 MHz</td>
<td>~0.12 V / 1 V</td>
</tr>
</tbody>
</table>
Chapter 4

Silicon Nanowire Non-volatile Memory Devices

4.1 Introduction

The demand for high-density non-volatile flash memory has continued to increase with the growing popularization of portable electronic devices. Conventional floating gate (FG) NAND flash has reached its scaling limit and is unlikely to provide a solution for technology nodes below 22-nm [8]. A FG device consists of a metal-oxide-semiconductor field-effect transistor (MOS FET) and a gate stack, which is composed of a thin SiO$_2$ tunnel oxide, a conductive polysilicon floating gate, a thick SiO$_2$ control oxide, and an external control gate. The non-volatile memory state of a FG device can be represented by its threshold voltage, which can be electrically modulated by the amount of stored charge in the FG. The scaling issues of FG memory devices mainly arise from their conductive charge storage elements. For example, stored charges in a FG can leak out through a single gate dielectric defect, resulting in information loss [59-63]. Furthermore, the memory state can be compromised via the crosstalk of neighboring devices through FG coupling [64, 65]. Charge-trap memory is an alternative technology in which discrete charge-trapping centers are employed as the elements for holding the memory in the “1” or “0” state. This type of memory is distinct from FG memory in that charges are kept in isolated sites such that local dielectric defects can only affect the
nearby storage sites. Thus, charge-trap memory is more immune to the leakage arising from local oxide defects, a consideration that increases in importance for scaled devices [63, 66]. Discrete charge-trapping centers can also limit the device-to-device crosstalk. Compared to a FG memory, charge-trap memories offer potential advantages, such as longer data retention times, lower power consumption, better endurance, higher speed and less cell-to-cell disturbance [66, 67].

The discrete charge-trapping centers can be made of insulating thin films, semiconductor nanocrystals (NCs) [67, 71, 72], or metal NCs [66, 73-79]. Compared to insulating thin films, NC materials provide a potential design handle for optimizing the memory performance via engineering the trap density and trap distribution [61, 71, 76, 80]. Metal NCs have distinct advantages that include a high density of states (DOS) around the Fermi level, and wide range of available work functions [63, 66]. However, the thermal and mechanical incompatibility of many commonly used metal NCs (e.g., Au NCs) can limit their integration with standard silicon process technology [66, 74]. By comparison semiconductor NCs are more easily integrated, and this consideration can make them superior as charge storage materials for charge-trap memory devices [71, 72]. In this chapter, we use semiconductor Fe₂O₃ quantum dots (FeO QDs) for this purpose.
4.2 Development of Silicon-Nanowire Quantum-Dot Non-volatile Memory Devices

4.2.1 Device Fabrication

Charge-trap memory devices that combine materials grown ZnO or Si NWs with various types of QDs have been fabricated through various bottom-up assembly processes, and then integrated with electron-beam patterned electrodes for testing [81-84]. By contrast, the fabrication steps of the charge-trap memory devices are similar to those used to make SiNW FETs described in Chapter 2. Only a brief description is presented in this chapter.
The device schematic is shown in Figure 4.1A. The 1 μm-long channel region consists of twenty ~30-nm-thick, 10-nm-wide lightly-doped SiNWs, while the source/drain regions are made from micron-scale, heavily-doped Si pads. The FeO QD charge storage elements are self-assembled inside the SiNW trenches (Figure 4.1A1) and sandwiched between two layers of hafnium oxide (HfO₂) (Figure 4.1A2). A ~4-nm thick thermal

Figure 4.1 SiNW charge-trap memory device. (A) The device schematic. (A1) Device top view. The FeO QDs are assembled in the trenches between SiNWs. (A2) Device cross-sectional view shows the stacked structure atop the buried oxide, including SiNWs (1), passivation SiO₂ (2), tunnel HfO₂ (3), FeO QDs (4), control HfO₂ (5), and top metal gate (6). (B) Energy band diagram of a memory device without any gate bias (B1) and with a negative gate bias (B2). In (B2), holes are injected into FeO QDs via F-N tunneling. (C) SEM image of the ~10-nm-wide SiNW arrays with ~70-nm pitch. The trenches are closely packed by 15-nm FeO QDs. Scale bar, 500 nm. The inset is a high-magnification SEM image of the same arrays. Scale bar, 100 nm.
silicon dioxide (SiO$_2$) was grown at 1000 °C in a rapid thermal processor to passivate the Si surface. This surface treatment greatly reduces the SiNW surface state density [26, 30] and significantly improves the performance metrics of SiNW FETs [85]. In addition, growing a high-quality SiO$_2$ on a Si surface is also a key step for integrating HfO$_2$ gate dielectrics [27-29]. A HF-resistant Cr/Au interconnect was used to protect key parts of the device from the HF etching process, which was utilized multiple times to etch HfO$_2$. The high-κ HfO$_2$ was utilized as the tunnel and control oxide. Compared to SiO$_2$, HfO$_2$ has two advantages. First, the lower electron/hole barrier height to SiNWs can enhance the tunnel current, and thus accelerate the program operation [86, 87]. Second, the larger dielectric constant of HfO$_2$ permits a much thicker physical thickness of this tunnel oxide, while keeping the same electrical equivalent oxide thickness (EOT) [86-88]. A thick HfO$_2$ tunnel oxide improves the data retention performance by reducing the gate leakage current. Herein a ~6.4-nm-thick HfO$_2$ was conformally coated onto the substrate using atomic layer deposition (ALD).

A unique aspect of our devices involves the highly controlled, template-assisted assembly technique [89-91] that was used to align FeO QDs into the SiNW trenches (see Appendix 4.1 for additional detail). The substrate was first baked to remove the surface moisture, followed by the chemical functionalization with hexamethyldisilazane (HMDS). The entire substrate was then soaked into the FeO QD solution (FeO QDs in chloroform, Ocean NanoTech) and slowly withdrawn via a syringe pump. The FeO QDs were self-assembled to form a close-packed matrix (Figure 4.1C) inside the SiNW trenches via interfacial capillary forces and geometric confinement [90]. Both the solution
concentration of the QDs, and the withdrawal speed were optimized to obtain a tightly-packed FeO matrix. As further elaborated below, this assembly technique can yield control over both the size and the packing density of the QDs. A thick layer of HfO$_2$ (~18.9-nm) was then deposited as the control oxide to block the injected charges. The device fabrication was finalized by patterning the top metal gates.

The program and erase operations for our memory devices utilize a Fowler-Nordheim (F-N) tunneling mechanism (see Figure 4S.1 in Appendix 4.2 for details). High positive (negative) voltage pulses are applied to the gate to erase (program) the device while the source, drain, and wafer backside are grounded. Band diagrams [59, 74, 87, 92] associated with programming the device are depicted in Figure 4.1B. The 15-nm FeO QDs, which have a ~2.1-eV optical bandgap, are sandwiched between the tunnel oxide and control oxide. At thermal equilibrium, the energy barriers surrounding the FeO QDs block charge transport (Figure 4.1B1). During program operation, the band diagram is bent upwards (relative to the SiNWs) by a negative gate bias to enhance the hole F-N tunneling (Figure 4.1B2). The injected holes are trapped in the available energy states of the FeO QDs. These trapped charges then shift the threshold voltage of the SiNW FET to more negative values by effectively screening the applied gate bias. The stored charges can be electrically removed by applying a large positive gate bias. p-type of memory devices are described here; their electrical performance was found to be superior to their n-type counterparts, which are described in the Figure 4S.2 in Appendix 4.3.
4.2.2 Device Electrical Characteristics

Figure 4.2A shows the device transfer characteristics corresponding to different memory states. The device is erased/programmed at +/- 21V for 52.5 ms. A ~1.3 V threshold voltage shift (the memory window) is observed between the erased and the programmed state. All different states show similar subthreshold swing of ~130 mV/dec. If a gate voltage of -1V is used to read these two states, then they are readily differentiated by a very large current change (>10⁷). Figure 4.2B compares the transfer characteristic of a memory device to a control device with no FeO QDs. Both devices have ~7.1-nm tunnel oxide and ~14.2-nm control oxide. The erase/program operation is performed at +/- 9V for 100ms. The memory device that integrates 15-nm FeO QDs shows a memory window of ~0.54 V. But the control device only exhibits a negligible memory window of a couple of millivolts. This comparison demonstrates that the threshold voltage shift truly arises
Figure 4.3A shows the amount of threshold voltage shift as a function of the applied gate voltage. The device was fully erased/programmed at +/- 21 V prior to each program/erase voltage test. The program/erase time of each test is set to 52.5 ms. In order to reach a shift greater than 1 V, a large gate voltage (± 21 V) is required. No obvious shift is found if the gate voltage is less than 6 V. The program/erase speed test of the same device is shown in Figure 4.3B. The device was tested at a bias of ± 21 V. For both operations, the absolute threshold voltage shift increases with operation time, likely because more holes are injected (removed) into (from) the FeO QDs over time. A ~10 ms program/erase time is needed to reach a 1-V threshold voltage change. These are, of course, large program voltages and long programs times. However, these two metrics would be improved significantly by reducing the tunnel/control oxide thickness.
Figure 4.4 The endurance characteristics (A) and the data retention characteristics (B) of a SiNW memory device. The erase/program operation is performed at a gate voltage of +/- 21V for 52.5ms. 10-nm FeO QDs are used in this device.

The endurance and retention characteristics are shown in Figure 4.4. For the endurance test (Figure 4.4A), each erase/program cycle was done at a gate voltage of +/- 21 V for 52.5 ms. The memory window decreases in width at the 10th cycle but is then stable. However, the threshold voltage of both states gradually decreases as the cycling continues. The device subthreshold swing (SS) characteristics also decrease with increasing program/erase cycles. These endurance characteristics are likely due to the tunnel oxide degradation. Initially, most injected holes are stored in FeO QDs to maintain a constant memory window. With continued device cycling, a fraction of the injected holes may become trapped in the increasingly stressed tunnel oxide, and those trapped charges have less contribution to the memory window change because they are not easily
Figure 4.5 The endurance characteristics of a memory device under lower gate voltage operation. The tunnel oxide degradation is still observed for a device operated at lower program/erase voltage. The SS keeps increasing as the cycling continues. Although the memory window is stable at \(~0.1V\), the increasing SS makes the differentiation of the memory states very difficult. This device has \(~8.8\)-nm tunnel oxide, \(~15.8\)-nm control oxide and \(10\)-nm FeO QDs. The erase/program operation is performed at \(+/\sim 9\)\,V for \(100\)\,ms.

The shifts in the threshold voltages indicates that increasing numbers of holes are trapped in the tunnel oxide [68, 71]. This, in turn, can lead to a larger SS [37]. Similar endurance characteristics were also found on the devices that are operated at lower gate voltage (Figure 4.5). We hypothesize that the large voltage drop across the thin passivation SiO$_2$ causes this degradation [68, 93]. A calculation based on the geometry of the gate stack (see Appendix 4.4) shows that about 31\% of the gate voltage will drop across the \(~4\)-nm-thick SiO$_2$. The resulting high electric field can wear out this SiO$_2$ to cause the degradation. The extrapolated data retention time (Figure 4.4B) is \(~3 \times 10^6\)\,s, which, while not meeting the industry standard, is not bad for a non-
optimized test device. There are multiple places for improvement. For example, our HfO$_2$ dielectric has been reported to have considerably high interface-trap density [85], and annealing this film should reduce the interface trap density [29, 40]. Even though certain characteristic of this prototype are non-ideal, the platform does provide an excellent device for exploring the influence of certain parameters, such as QD size, on memory performance.
4.2.3 The Quantum Dot Size Dependence on Memory Window

It has been reported that optimizing the uniformity of both the QD size and organization can provide a key towards maximizing the memory window [71, 73, 75, 94]. Our template-assisted assembly provides such design freedom. Figure 4.6A illustrates three close-packed

![SEM images of FeO QD arrays.](image)

Figure 4.6 (A) SEM images of FeO QD arrays. The diameters of the QDs (from top to bottom) are 18, 15, and 10 nm, respectively. The imaging of 5-nm QD arrays is out of our instrument resolution and not shown here. In any cases, the FeO QDs are able to form a highly-ordered close-packed matrix inside the SiNW trenches. The scale bar in each image is 100 nm. (B) Histograms of threshold voltage shift of devices with different size FeO QDs. These devices have ~7.1 nm tunnel oxide and ~14.2 nm control oxide. The erase/program operation is performed at +/- 9V for 100ms. The mean values of the devices (from top to bottom) are 0.418, 0.454, and 0.156 V, respectively. On average, bigger QDs provide larger threshold voltage shift.
FeO assemblies made from QDs of varying diameters. The memory window histograms are shown in Figure 4.6B. In order to make a fair performance comparison, these devices were fabricated side-by-side to have the same tunnel/control oxide thickness. On average, the devices with larger QDs have a corresponding larger memory window. Our calculation (see Appendix 4.5) indicates that, on average, each 18-nm FeO QD holds ~7.7 holes but each 5-nm FeO QD only stores 0.3 holes. This increased charge storage capability of the larger QDs is attributed to their lower Coulomb charging energy [71, 95-98]. By contrast, the large charging energy of smaller FeO QDs can limit the charge injection [71]. This result suggests that the charging energy dominates the charge transport, and that larger FeO QDs should be employed to optimize the memory window.

4.2.4 Device Temperature Characteristics

The device temperature characteristic is shown in Figure 4.7. For these measurements, we plot the threshold voltage of the different states of the device (fresh, programmed, and erased), as a function of temperature. For these measurements, the threshold voltage of a fresh memory device, containing 10 nm diameter FeO QDs, was first fully characterized across the temperature range prior to performing a series of alternating program/erase operation. For all three states of the device, the threshold voltage exhibits an approximately linear dependence upon temperature throughout the range 300K and 400K, while the temperature dependence for the erased state significantly steepens below 300K. The fitted threshold voltage temperature coefficient of the erased device is 1.6 mV/K,
which is close to the theoretical value (1.97 mV/K) of a conventional FET [99]. However, both the fresh and programmed states show much higher temperature coefficients. This discrepancy likely arises from the different net charge status of FeO QDs. Since the erased device represents a situation in which the stored holes have been actively depleted, this device behaves like a FET, and so has a comparable temperature coefficient. The programmed device, by contrast, is full of injected holes, while the fresh devices behaves as if it contains a finite number of holes. The larger temperature coefficient for these two states implies that the stored charges may be shallowly trapped in FeO QDs such that they can be easily thermally activated [100]. In general, the memory window decreases with increasing temperature, implying that stored charges may be removed from the FeO QDs via thermal emission [93, 101-103]. These temperature characteristics imply that the usable temperature range for our devices is between 275K and 350K.

**Figure 4.7** The temperature characteristics of a SiNW memory device. The device has ~8.8 nm tunnel oxide and ~15.8 nm control oxide. The erase/program operation is performed at +/- 9V for 100ms. 10-nm FeO QDs are used in this device.
4.3 Conclusions

We have reported here on a new type of SiNW charge-trap memory, in which semiconductor FeO QDs are integrated, in a highly controllable manner, as the charge storage elements. The prototype devices certain reasonable non-volatile memory characteristics, including a large memory window, and a very large amplitude difference between the programmed and erase state. The endurance and retention characteristics, while sufficient for addressing certain scientific questions, would require further improvements before these devices could provide a foundation for a high-performance memory technology. Certain of these improvements could be achieved via modifying the capacitive coupling ratio and optimizing the tunnel oxide quality. Nevertheless, we were able to systematically investigate the QD size dependence on the memory window, and we found that the QD charging energy appears to play an important role in the charge transport. We also find that larger QDs are attractive for maximizing the memory window, and the memory exhibits optimized performance between 275K and 350K.
Appendix 4.1 Template-Assisted Assembly Technique

The as-purchased FeO QDs (Ocean NanoTech, Arkansas) was in solution form, in which chloroform was used as the solvent. The solution was diluted by toluene to a concentration of 1 mg/mL, followed by 1 hr sonication. The resulting solution should be homogeneous without any precipitates. Before starting the template-assisted assembly, the memory chip was cooked in Remover PG (MicroChem, Massachusetts) at 150 °C for 30 min to remove any organic contamination on the surface. The clean chip was then baked (150 °C, 15 min), followed by surface functionalization with hexamethyldisilazane (HMDS). The functionalization was performed by exposing the chip to HMDS vapour in a sealed box for 15 min. The functionalized chip was soaked in the FeO QD solution and slowly withdrawn via a syringe pump (NE-1000 syringe pump, New Era pump Systems). The well-controlled speed was optimized for ~2 mm/min to reach the best assembly result.
Appendix 4.2 The Charge Transport Mechanism of the Memory Devices

The current density of Fowler-Nordheim (F-N) tunneling has the form [37]

$$J = A \cdot E^2 \cdot \exp \left( \frac{-B}{E} \right), \quad (4.1)$$

where $E$ is the electric field, and $A$ and $B$ are constants in terms of effective carrier mass and energy barrier height. Equation (4.1) can be rewritten as

$$\ln \left( \frac{J}{E^2} \right) = \ln(A) - \frac{B}{E}. \quad (4.2)$$

A plot of equation (4.2) is known as F-N plot. If the charge transport is dominated by F-N tunneling, its F-N plot shows the linear dependence on the inverse of electric field.

To determine the transport mechanism of our memory devices, the gate current as a function of gate voltage is measured. The gate current density can be obtained by dividing the gate current by the SiNW surface area, as shown in Figure 4S.1. The current density starts to increase rapidly when the absolute gate voltage is greater than 10V. The inset shows the device F-N plot biased at high gate voltage, ranging from 9.5V to 12V. The result exhibits the linear dependency on $1/E$, which demonstrates F-N tunneling is the transport mechanism of our memory devices.

Figure 4S.1 The transfer characteristics of the gate current density as a function of gate voltage. The tested memory device has ~8.8-nm tunnel oxide, ~15.8-nm control oxide and 10-nm FeO QDs.
Appendix 4.3 The Transfer Characteristics of n-Type Memory Devices

Figure 4S.2 The transfer characteristics of n-type memory devices biased at ± 8V (A) and ± 6V (B) gate voltage. Compared to the p-type counterparts, the n-type devices have smaller memory window under the same gate bias. Furthermore, they are more vulnerable to gate voltage stress, which can be represented by the increasing subthreshold swing (SS). A large SS degradation is observed after one program/erase operation is performed.
Appendix 4.4 Calculation of the capacitive Coupling Ratio of a Memory Device

The capacitive coupling ratio of the memory device can be calculated based on the simplified model shown in Figure 4S.3. The equivalent capacitor of each layer is modeled by its physical thickness (t) and the dielectric constant (ε_r). The following is the parameters used in this calculation. Control HfO2: t = 18.9 nm, ε_r = 15.9; FeO QD: t = 10 nm, ε_r = 14.2; tunnel HfO2: t = 6.4 nm, ε_r = 15.9; passivation SiO2: t = 4 nm, ε_r = 3.9. The calculated capacitor ratio is as follows: \( C_{\text{C-HfO2}} : C_{\text{QD}} : C_{\text{T-HfO2}} : C_{\text{SiO2}} = 0.863 : 1.456 : 2.548 : 1 \).

To keep charge conservation, the ratio of voltage drop across each capacitor is inversely proportional to its capacitor value. Thus, the ratio of the voltage drop across the SiO2 to the applied gate voltage is given by

\[
\gamma = \frac{V_{\text{SiO2}}}{V_{\text{Gate}}} = \frac{1/C_{\text{SiO2}}}{1/C_{\text{C-HfO2}} + 1/C_{\text{QD}} + 1/C_{\text{T-HfO2}} + 1/C_{\text{SiO2}}}.
\]  (4.3)

Substitute the capacitor ratio into equation (4.3), the value of \( \gamma \) is ~0.31. For the device that was tested at a gate voltage of +/-21V, a 6.5-V voltage drop across the 4-nm SiO2 can result in an electric field (~1.6 \times 10^7 V/cm) higher than its dielectric strength (10^7 V/cm). We can reduce \( \gamma \) by using thicker control oxide (smaller \( C_{\text{C-HfO2}} \)) or larger FeO QDs (smaller \( C_{\text{QD}} \)).

![Figure 4S.3 The simplified capacitor model of the memory device.](image)
Appendix 4.5 Calculation of the Average Number of Stored Charges per FeO QD

To estimate the total stored charges in the memory device, we first need to know the total capacitance of the control oxide. It can be approximated [95] by

\[ C_{\text{C-HfO}_2} = \frac{N_{\text{eff}} \cdot 2\pi \cdot \varepsilon_{\text{HfO}_2} \cdot r_{\text{QD}}^2}{t_{\text{C-HfO}_2} + \frac{\varepsilon_{\text{HfO}_2}}{\varepsilon_{\text{QD}}} \cdot r_{\text{QD}}} \]  \hspace{1cm} (4.4)

where \( N_{\text{eff}} \) is total number of QDs, \( r_{\text{QD}} \) is the radius of FeO QDs, \( t_{\text{C-HfO}_2} \) is the control oxide thickness, \( \varepsilon_{\text{HfO}_2} \) and \( \varepsilon_{\text{QD}} \) are the permittivities of HfO\(_2\) and FeO QD, respectively.

The total stored charges, \( N_{\text{Charge}} \), can be described by

\[ N_{\text{Charge}} = \frac{C_{\text{C-HfO}_2} \cdot \Delta V_{\text{TH}}}{q} \]  \hspace{1cm} (4.5)

where \( \Delta V_{\text{TH}} \) is the threshold voltage shift. The average number of stored charges per FeO QD, \( n_{\text{Charge}} \), can be expressed as

\[ n_{\text{Charge}} = \frac{N_{\text{Charge}}}{N_{\text{eff}}} = \frac{2\pi \cdot \varepsilon_{\text{HfO}_2} \cdot r_{\text{QD}}^2 \cdot \Delta V_{\text{TH}}}{q \cdot \left( t_{\text{C-HfO}_2} + \frac{\varepsilon_{\text{HfO}_2}}{\varepsilon_{\text{QD}}} \cdot r_{\text{QD}} \right)} \]  \hspace{1cm} (4.6)

From our statistic data, the average \( \Delta V_{\text{TH}} \) of 18- and 5-nm FeO QDs are 0.418 and 0.156 V, respectively. Substitute the following parameters (\( t_{\text{C-HfO}_2} = 14.2 \text{ nm}, \varepsilon_{\text{HfO}_2} = 15.9, \varepsilon_{\text{QD}} = 14.2 \)) into equation (4.6), the calculation shows each 18-nm FeO QD holds \(~7.7\) unit charges but each 5-nm FeO QD only holds 0.3 unit charges. The result implies the charging energy of FeO QDs, which can be expressed as \( q^2/(8\pi \times \varepsilon_{\text{HfO}_2} \times r_{\text{QD}}) \) [95], dominates the charge transport of this type of memory devices.
Chapter 5

Future Work

5.1 Ultra-dense SiNW Charge-Trap Memory

In Chapter 4, a set of novel charge-trap memory devices are described. This memory prototype is fabricated on a highly-ordered SiNW array to serve as a concept demonstration, in which the density capability is not addressed. In fact, the memory density can be dramatically increased by engaging an ultra-dense nanomesh structure. Similar idea has been demonstrated on a 160-kilobit molecular crossbar memory with a density of $10^{11}$ bits/cm$^2$ [19], in which the memory cells are located at the crosspoints of two orthogonal NW arrays. By contrast, for the ultra-dense charge-trap memory, the charge storage elements are accommodated inside the holes defined by the nanomesh.

A silicon nanomesh can be straightforwardly made by carrying out two successive SNAP processes [4]. The second SNAP imprint is placed perpendicular to the first one to make an intersecting Pt NW array, which can be transferred into the underlining SOI film to make a Si nanomesh. Like a SiNW array, the periodicity and grid line width within a Si nanomesh can be well controlled by the SNAP templates, as shown in Figure 5.1A and 5.1B, respectively. Via the template-assisted assembly technique described in Chapter 4, an
ultra-dense silicon nanomesh filled with FeO QDs can be obtained. Theoretically, a collective of FeO QDs confined in each hole can be utilized as a memory cell. The number of QDs per memory cell can be fine-tuned by varying the QD diameter. The Si nanomeshes filled with FeO QDs with diameter of 25 and 10 nm are shown in Figure 5.1B and 5.1C, respectively. The ultimate scaling limitation of this nanomesh memory is each cell only contains one QD even though large parameter variation is expected in such case. The memory density indeed compromises with the uniformity of device performance.

Figure 5.1 (A) SEM micrograph of an ultra-dense Si nanomesh with ~70 nm pitch. Scale bar, 500nm. (B) A Si nanomesh with ~34 nm pitch. Scale bar, 40nm. (C) A Si nanomesh filled with 25-nm FeO QDs. Each hole accommodates ~4 QDs. The nanomesh pitch is ~70 nm. Scale bar, 200nm. (D) A Si nanomesh filled with 10-nm FeO QDs. There are ~16 QDs in each hole. The nanomesh pitch is ~70 nm. Scale bar, 100nm.
5.2 SiNW-based Field-Programmable Gate Array (FPGA)

The SiNW logic circuits described in Chapter 3 exhibit excellent electrical characteristics in terms of large voltage gain, matched input/output range, and signal restoration capability. In addition, these SiNW circuits can be easily integrated with the charge-trap memory to offer a low-cost embedded non-volatile memory solution for the next-generation FPGA systems.

A FPGA is an integrated circuit designed to be configured to perform certain logic tasks by the users after manufacturing. To meet the growing circuit complexity, FPGAs are required to have high gate count to provide high design freedom. But, high gate count also means large die size and high cost. The most efficient way to shrink FPGA die size is to simplify its basic building block. A classic FPGA building block is shown in Figure 5.2A, whose circuit function is to route one of the four inputs to the output channel in a

![Diagram](image)

**Figure 5.2** (A) A classic FPGA building block. (B) An alternative building block that is implemented via a combination of a SiNW inverter and SiNW charge-trap memory devices.
synchronous manner. The information stored in the loop-up table is volatile because it is kept via static random access memories (SRAMs). This building block occupies considerable chip area because of its complexity. By contrast, a similar task can be performed via the proposed SiNW-based circuitry, as shown in Figure 5.2B. This simple circuit only consumes small die size; only two memory devices and one inverter are needed. The two programmable memory devices are utilized to determine the signal routing path. The high-gain inverter is designed to restore the input signal amplitude, which may be somehow degraded when it passes through the memory gates. Furthermore, this circuit also allows non-volatile information storage to benefit low power application. Thus, this proposed building block can be used as a demonstration of a SiNW-based FPGA, which can be implemented via integrating SiNW logic and memory devices.
BIBLIOGRAPHY


