# **Chapter 4**

# In silico design optimization of nanowire circuits

## 4.1 Introduction

The continued miniaturization of semiconductor transistors has several associated scientific and engineering challenges. High-κ dielectric/metal gate MOSFETs, strained-Si channel devices, and non-planar (tri-gate or Fin FET) structures are most likely to be the next-generation technologies.<sup>1</sup> Further into the future, more novel transistor-channel options are being explored, including III-V compound semiconductors,<sup>2-4</sup> semiconductor nanowires (NWs),<sup>5-8</sup> and carbon nanotubes (CNTs).<sup>9-15</sup>

NWs and CNTs are not prepared using conventional lithography, implying that NW or CNT-based devices can be scaled to very high device densities. Small circuits, such as inverters,<sup>6, 9–14</sup> basic logic gates,<sup>5, 13, 14, 16</sup> and ring oscillators,<sup>13, 14, 17</sup> have already been demonstrated using NW and CNT field-effect transistors (FETs). However, few demonstrations have provided realistic competition to current CMOS technology. This is largely because constructing even simple prototype circuits from these materials is a daunting challenge.

Computer-aided design (CAD) tools can increase the efficiency of electronic circuit design and optimization by yielding insights into circuit performance, which in turn provide design feedback, resulting in optimized fabricated circuits. While NW and CNT devices have been modeled in a circuit simulation environment,<sup>18–20</sup> these efforts have been largely independent of the fabrication and materials aspects of these nanocircuits. Adding CAD into the design process will result the more efficient design of high performance nano-ICs.

Therefore, a methodology was developed that couples circuit simulations and fabricated prototype devices into the design process of the nanowire logic circuits.<sup>21</sup> A CS inverter, or NOT gate, was chosen for optimization because it is conceptually easy to understand while also yielding several performance metrics for CMOS logic. CS inverters require both a p- and n-type FET, arranged so that an input logic voltage signal will turn one FET "on" and other "off". This architecture prevents the voltage that powers the circuit from having a direct pathway to ground, which makes the circuit energy efficient.<sup>8</sup> However, such circuits are difficult to fabricate from most NWs or CNTs, because assembling different types of NWs or NTs from well-defined electronic circuits remains a significant challenge. The superlattice nanowire pattern transfer (SNAP) technique<sup>22</sup> eliminates this problem and has been used to successfully fabricate high-performance devices<sup>7</sup> and circuits<sup>8</sup> (see Chapters 2 and 3). Si NWs have the additional benefit of being a highly studied material and are compatible with existing Si processing technologies, making them a realistic choice for nanoelectronics circuits.

From candidate Si NW p- and n-FET devices, current-voltage (I-V), conductancevoltage (G-V), and capacitance-voltage (C-V) measurements were tabulated and introduced into a circuit simulator. DC and transient analyses were carried out to investigate and optimize, in silico, a variety of circuit metrics, with a focus on optimizing the gain. Other metrics that could be readily simulated include the input and supply voltage levels, propagation delays, leakage currents, parasitic resistances and capacitances, and power consumption. Next, the results of these simulations were fed back into the nanofabrication procedures to produce a CS inverter with an optimized gain of 45. This represents a more than 5-fold improvement over the initially fabricated prototype circuit from which the basis set of measurements were extracted.

#### 4.1.1 Organization of the chapter

In this chapter, the fabrication and characterization of the candidate NW FETs are described, followed by a description of the simulation methods and the results of the DC and transient computational analyses. Finally, the simulated results were verified experimentally and high-performance inverters that are competitive, in terms of their gain, with CMOS are demonstrated. Special NW FETs were specifically designed for this project that had a large area channel region. This design ensured that high-quality capacitance data could be obtained from these prototype devices. A transistor's gate capacitance can be approximated by a parallel-plate capacitor, which has a capacitance of:

$$C = K\varepsilon_o \frac{A}{d}.$$
(4.1)

Here, A is the area of the plate, d is the distance between the plates, K is the dielectric constant of the oxide material, and  $\varepsilon_0$  is the permittivity of free space. A typical NW FET channel dimensions are 100 × 500 nm and the gate oxide thickness is ~ 10 nm. Assuming a dielectric constant of ~ 3.7, the gate capacitance of the device would be ~ 0.1 fF. This capacitance is too small to accurately measure using conventional equipment,<sup>23</sup> so large area devices were designed with channel widths of 12 µm and channel lengths of 9–11 µm. This increased the expected gate capacitance to 0.3 pF, which could be easily measured.

#### 4.2.1 Fabrication of large-area nanowire transistors

Fabrication of the large-area transistors (Figure 4.1A) was similar to the fabrication of standard-size transistors (see Section 2.2). Si NW devices were fabricated on SIMOX-SOI wafers (34 nm <100> Si on 250 nm Si oxide) (Simgui, Shanghai, China). Substrates were cleaned using the standard RCA process and then doped either n- or p-type by applying a spin-on dopant (SOD) and annealing using rapid thermal processing



**Figure 4.1.** Fabrication of NW large-area device. **A.** Scanning electron micrograph of large-area device. Source (S), drain (D), and gate (G) electrodes are labeled in red. **Top Inset:** Close-up of Si NWs. **Bottom Inset:** NWs between the gate and contact, under 10 nm Al2O3. **B.** Schematic of SF<sub>6</sub> plasma etching the NW channel with a Gaussian-like dopant profile (denoted by blue gradient)

(RTP). Immersion in a 6:1 NH<sub>4</sub>:HF buffered oxide etch (BOE) removed the SOD post-4-point resistivity measurements confirmed the dopant concentration. anneal. The SNAP method<sup>22</sup> was used to form the Si NW arrays on the prepared substrates. Portions of the Si NWs were selectively removed using SF<sub>6</sub> plasma, leaving behind 20 µm long Source/drain (S/D) contacts were patterned using electron beam NW sections. lithography (EBL) and Ti/Pt (40/20 nm) was deposited using an electron-beam metal deposition system. For the large-area devices, the S/D contacts were patterned to be 12 um wide to contact all 400 NWs with a 9–11 µm channel length. After the S/D contract electrode formation, all devices were annealed at 475 °C for 5 minutes in forming gas (FG), which is composed of 95%  $N_2$  and 5%  $H_2$ . Back-gated  $I_{DS}$ - $V_{GS}$  measurements were obtained using the Si substrate as the back-gate electrode. For the n-type devices, the channel was selectively thinned using a directional CF<sub>4</sub> plasma etch to lower the dopant concentration until the back-gate on/off ratio improved to > 10 (Figure 4.4B).<sup>21</sup> For all devices, 10 nm thick Al<sub>2</sub>O<sub>3</sub> was deposited onto the device substrate. The top gate was formed over the entire channel length using Ti/Pt (20/40 nm).

#### 4.2.2 DC and AC electrical characterization of large-area devices

For the table look-up model, I-V and G-V data was collected using an Agilent B1500A Semiconductor Parameter Analyzer (Agilent Technologies) and C-V data was collected with a HP 4284 LCR meter (Hewlett Packard Company). The inverter circuits were controlled and measured with three Keithley 2400 SourceMeters (Keithley Instruments, Inc.). All devices were measured in probe stations using probe tips to contact the devices.



**Figure 4.2.** Representative DC data from a large-area p-type NW FET. **A.**  $I_{DS} - V_{DS}$  curves for  $V_{GS}$  values from -4 V to +1 V, in 100 mV increments. **B.**  $I_{DS} - V_{GS}$  curves for  $V_{DS}$  values from -2.5 V to 0.5 V, also in 100 mV increments

The n-FET devices were biased with  $V_{DS}$  values ranging from -0.5 V to +2.5 V in 100 mV increments and with  $V_{GS}$  values ranging from +1 V to -4 V, also in 100 mV increments. Similarly, for p-FET devices,  $V_{DS}$  varied from +0.5 V to -2.5 V and  $V_{GS}$  varied from +1V to -4V (see Figure 4.2). Both  $I_{DS}$  and  $I_{GS}$  were measured for both sets of devices. Transconductance,  $g_m$ , and channel conductance,  $g_d$ , for every  $V_{GS}$  and  $V_{DS}$  value were calculated automatically by the Semiconductor Parameter Analyzer. The transconductance is defined as:<sup>24</sup>

$$g_m \equiv \frac{\partial I_D}{\partial V_D} \bigg|_{V_G = const.}$$
(4.2)

and the channel conductance is defined as:<sup>24</sup>

$$g_{d} = \frac{\partial I_{D}}{\partial V_{G}} \bigg|_{V_{D} = const.}$$

$$(4.3)$$

To obtain good  $g_m$  and  $g_d$  values, the voltage increments were kept very small.

The experimental capacitances obtained were  $C_{GS}$  (capacitance from the gate to the source electrode),  $C_{DS}$  (capacitance from the drain to the source electrode) and  $C_{GG}$ (capacitance through the gate oxide with the source and drain electrodes shorted together in a MOS capacitor geometry). For all of the measurements, the AC voltage was 25 mV.  $C_{GG}$  values were obtained using DC biases of -4 V to +1 V, in 100 mV increments (Figure 4.3A).  $C_{GS}$  values were also obtained with  $V_{GS}$  values of -4 V to +1 V and also with  $V_{DS}$  values from -2.5 V to +0.5 V (p-FETs) or +2.5 V to -0.5 V (n-FETs), both with 0.5 V increments (Figure 4.3B). Similarly,  $C_{DS}$  values were obtained with  $V_{GS}$  values of -4 V to +1 V in 0.5 V increments and with  $V_{DS}$  values of -2.5 V to +0.5 V (p-FETs) or +2.5 V to -0.5 V (n-FETs), both in 100 mV increments. Data was interpolated for values between the 0.5 V increments in the  $C_{GS}$  and  $C_{DS}$  measurements. Both high-frequency (1 MHz) and low-frequency (100 kHz) measurements were made and the high-frequency measurements were used in the look-up-table model. Data taken below 100 kHz was very noisy and unusable.



**Figure 4.3.** Representative capacitance data of NW FET devices. **A.**  $C_{GG}$  versus  $V_{GG}$  at 1 MHz (solid blue curve) and 100 kHz (dotted green curve). **B.**  $C_{GS}$  versus  $V_{GS}$  for various  $V_{DS}$  values

In addition to measuring the capacitance of the large-area FETs, metal capacitors containing 10 nm of deposited  $Al_2O_3$  were fabricated with several different device areas to directly measure the dielectric constant of the dielectric layer. Assuming a dielectric thickness of 10 nm (as determined by the electron deposition chamber quartz crystal oscillator) and using equation 4.1, the average dielectric constant measured was 3.68. This value is significantly lower than the dielectric constant of high-quality  $Al_2O_3$ , ~ 10, and signifies the presence of defects in the film due to poor deposition control.

#### 4.2.3 Calculation of performance metrics

For the fabricated test structures, the threshold voltage was calculated from the  $I_{DS}-V_{GS}$  plots. Since these devices do not have the conventional MOSFET structure in which the channel conduction arises from an inversion layer (Figure 4.4A), the definition of threshold voltage (V<sub>T</sub>) will be clarified. The NW devices have a similar structure to

buried-channel depletion-mode or **MOSFETs** (BC-MOSFETs) (Figure 4.4B), where the conduction is modulated by controlling the depth of a depletion region, rather than an inversion layer.<sup>25</sup> The term "buried channel" arises from the fact that the conduction path is below the gate-induced depletion region, not along the surface as is the case for inversionmode devices. This type of device benefits from a higher mobility, since surface scattering is alleviated. There are two  $V_T$  values to consider in this device: voltage where the channel the is completely depleted and the voltage at the



Figure 4.4. Comparison of conventional MOSFET to buried-channel (BC) MOSFET structures. A. Conventional MOSFET structure, operating in inversion mode. Carrier conduction occurs at the surface of the channel. B. BC-MOSFET structure. The gate creates a depletion region in the channel and conduction occurs away from the surface.

onset of surface conduction, where the gate no longer controls the buried channel.<sup>25, 26</sup> This latter  $V_T$  is what will be measured in this paper, since it is more analogous to the  $V_T$  of conventional, enhancement-mode MOSFETs. At  $V_{GS} < V_T$ , known as the subthreshold region,  $I_{DS}$  varies exponentially with  $V_{GS}$ .<sup>27</sup> For this structure, conduction in this region is due to partially depleted carriers in the channel, not the formation of a weak inversion layer. However, in both types of devices, the current is an exponential function of the gate voltage, and so the subthreshold swing can be calculated for BC-MOSFETs using the same techniques used for conventional MOSFETs.<sup>28</sup>

Threshold voltages ( $V_T$ ) were calculated by fitting the linear region of the  $I_{DS}$ - $V_{GS}$  transistor curves and extrapolating to  $I_{DS} = 0$  at low (100 mV) drain bias. This follows the simple model,

$$I_{DS} = \mu_{eff} V_{DS} (W/L) C_{OX} (V_{GS} - V_{TLIN} - V_{DS}/2).$$
(4.4)

Here  $\mu_{eff}$  is the effective channel mobility,  $C_{OX}$  is the gate oxide capacitance, and  $V_{TLIN}$  is the linear threshold voltage. This model is effective when  $V_{GS} - V_{TLIN} > V_{DS}$ .<sup>26</sup> The linear region was determined by fitting to the slope around the voltage at maximum transconductance,  $g_m$  (Figure 4.5A).



**Figure 4.5.** Threshold and subthreshold characteristics of NW p-FET. **A.** Plot of  $I_{DS}$ - $V_{GS}$  characteristics (solid blue curve). A line was fitted to the linear region (dashed green line), where the x-intercept is the linear threshold voltage. **B.**  $Log(I_{DS})$ - $V_{GS}$  plot in the subthreshold region. The dotted green curve was fitted to the linear portion of the blue curve and its inverse slope is the subthreshold swing.

Once  $V_T$  was found, the subthreshold swing, **S**, (or inverse subthreshold slope) could also be determined. For each transistor curve, a line was fitted to the linear portion of the log(I<sub>DS</sub>)-V<sub>GS</sub> plot at  $V_{GS} < V_T$  (Figure 4.5B). The slope of this line is the subthreshold slope. Note, this method for determining **S** is different than has been previously been used by various groups for NW or CNT FETs (and from what had been described in Chapter 2),<sup>7, 15, 29</sup> but yields results that are more comparable to standard MOSFET parameters.

For the n-type NW FET, the threshold voltage was calculated to be -0.9 V. The subthreshold swing was calculated to be ~ 550 mV/dec. For the p-type NW FET, the threshold voltage was determined to be -2.3 V and **S** was ~ 450 mV/dec. For BC-MOSFETs, the ideal value for **S** is > 80 mV/dec (for inversion-type MOSFETS, the ideal is 60 mV/dec) and as the channel thickness increases relative to the substrate, **S** becomes > 100 mV/dec. In these NW devices, there is no substrate junction to help modulate a depletion region so the gate alone must be as effective as possible. Since the gate only modulates the top of the NWs, this leads to a increase in **S**.<sup>30</sup> Other issues, such as the effect of surface states on a large surface-area-to-volume ratio device and the thick (and low-quality) dielectric material also lead to a degradation of **S**. However, these devices still show excellent electrical properties, such as a high on/off ratio (approximately  $10^4$  for both p- and n-FETs) and high on-currents (p-type: ~ 1  $\mu$ A; n-type ~ 5  $\mu$ A).

## **4.3** Setup of device look-up table model and simulations

Device look-up table-models are not new—they have been implemented using several simulators, including SPICE.<sup>31–34</sup> However, tabular models are typically employed to decrease the circuit simulation evaluation time and are usually constructed using analytical device models, supplemented with experimental data only partially, if at

all. Analytical models are computationally time-consuming to implement during a circuit simulation if the device model becomes very complex. As devices continue to shrink and exhibit non-bulk effects, such as performance degradation due to surface-states, their associated analytical models become increasingly complex and more difficult to develop.<sup>32</sup> Therefore, tabular models become an attractive alternative.

There are two caveats to using an experimentally derived table model. The first is that all device parameters (channel length, dopant profile, source/drain/gate materials, temperature, etc.) are fixed for a given model and cannot be altered in the circuit simulation environment. Second, not every conductance and capacitance value can be directly measured for input into the look-up table. The approximations that were used for the look-up table are described below.

#### **4.3.1** The look-up-table format

The device look-up table, labeled the Device Exploration Workbench (DEW) in the Intel simulation environment, is used to define an n-terminal black box device that can be used as a circuit component in the circuit simulator. The file format is shown in Figure 4.6. An example DEW file appears in Appendix A. Essentially, experimental data is compiled into a large matrix with dimensions of n - 1, where n is the number of device terminals. For instance, for a three-terminal device, a two-dimensional matrix of data is generated since data is taken with respect to the third terminal.

```
model = "cccl"
                  length = 0.13 width = 1.2 temp = 110.0
                                           /* # terminals (4 for this model) */
11 1110 1111111111100010001 /* data sparsity pattern (integer) */
s1 s2 s3
                                           /* # sample points per direction (integer) */
v1 v2 v3 11 12 G11 G12 G13 G21 G22 G23 G31 G32 G33 C11 C22 C33
                                           /* actual data, one row per grid point */
. . .
. . .
endmod
                                           /* end of model */
model = "ccc2" length = 0.25 width = 3.4 temp = 25.0 /* another model */
                                           /* # terminals (3 for this model) */
1111111111111
s1 s2
v1 v2 11 12 G11 G12 G21 G22 C11 C12 C21 C22
. . .
. . .
endmod
end
                                           /* end of the file */
```

Figure 4.6. The format of the Device Exploration Workbench file

Before the experimental data can be listed in the file, several device and table parameters must be defined. In the DEW file, the first line provides the model name, the device's dimensions (in  $\mu$ m) and the device temperature. The simulator assumes that the current and conductance values listed in the table are given as function of device width (i.e., current is listed as A/ $\mu$ m). Therefore, in the circuit simulation environment, it is possible to change the device width and the simulator will multiply each current and conductance value with the appropriate factor.

The second and third lines in the DEW file provide the number of terminals in the black box device and the data sparsity pattern. A typical MOSFET, for instance, has 4 terminals: source, drain, gate, and substrate. Experimental data is broken up into columns of voltages, currents, conductances, and capacitances. For every column of data present, there is a 1 listed for it in the data sparsity pattern. For any columns missing (for instance, if no data was taken for that column), the data sparsity pattern would list that

column a zero. This lets the simulator realize that the correct column is missing and not misread the subsequent columns.

The fourth line lists the size of each direction in the matrix, which is given by the number of voltage values measured at each terminal. For instance, for each NW transistor, the current and conductance values from 26 drain voltages and 41 gate voltages were measured, generating a  $26 \times 41$  matrix.

The experimental data is then listed with the applied voltages first, followed by the measured current, conductance, and capacitance values. Multiple models can be appended to one file and the simulator can interpolate between models that differ in parameters such as channel width and temperature.

The current values for the given voltages are straightforward to add to the DEW file. However, both the conductance and capacitance values appear in a matrix format. The conductance values required for the DEW file had the matrix format:

$$G = \begin{pmatrix} g_{11} & g_{12} \\ g_{21} & g_{22} \end{pmatrix} = \begin{pmatrix} g_{dg} & g_{dd} \\ g_{gd} & g_{gg} \end{pmatrix}.$$
 (4.5)

It was assumed that  $g_{dd} = g_m$  and that  $g_{dg} = g_d$ . Since the gate current was very low,  $g_{gg}$  and  $g_{gd}$  were approximated as zero for all voltages.

The capacitance measurements required some approximations to be made. The

$$C = \begin{pmatrix} C_{11} & C_{12} \\ C_{21} & C_{22} \end{pmatrix} = \begin{pmatrix} C_{DD} & -C_{DG} \\ -C_{GD} & C_{GG} \end{pmatrix}.$$
 (4.6)

capacitance matrix required the DEW file to have the form:

Here  $C_{DD} = C_{DG} + C_{DS}$ , where  $C_{DG}$  is the capacitance between the drain and the gate electrodes and  $C_{DS}$  is the capacitance between the drain and the source electrodes. Similarly,  $C_{GG} = C_{GD} + C_{GS}$ . The off-diagonal elements are negative.

The capacitance data obtained experimentally were  $C_{GS}$ ,  $C_{DS}$ , and  $C_{GG}$ . The  $C_{DS}$  values, however, did not seem trustworthy because they had associated large dissipation factor, D, values. D is a measure of capacitor quality<sup>35</sup> and for values of D >> 1, there is significant current leakage through the device and the measured capacitance values are not accurate. Therefore  $C_{DS}$  was set to zero for all  $V_{DS}$  and  $V_{GS}$  values. It was also assumed that  $C_{DG}$  was equal to  $C_{GD}$ . Thus to simplify this matrix into experimental obtained values,  $C_{DD}$  was approximated as  $C_{DG}$  and  $C_{DG}$  was assumed to be equal to  $C_{GG}$  –  $C_{GS}$ . The capacitance matrix then becomes:

$$C = \begin{pmatrix} C_{GG} - C_{GS} & -(C_{GG} - C_{GS}) \\ -(C_{GG} - C_{GS}) & C_{GG} \end{pmatrix}.$$
 (4.7)

The measurement and calculation of propagation delay was used to verify the accuracy of these assumptions and further details are presented in Section 4.5.

#### **4.3.2 Circuit simulation setup**

Python programming language scripts were written and used to compile the experimental data into the DEW file (this is highly recommended as some of the DEW files contained over 16,000 lines of text). The circuit schematics were drawn and converted to the netlist format (a text-based format which describes the circuit using nodes) using Virtuoso® Schematic Editor (Cadence, Inc.). The netlisted circuits were then imported into Presto, the graphical user interface for the Intel Lynx simulator.

The Lynx simulator performs numerical analyses via Newton iterations and sparse matrix solves of the non-linear alegebraic-differential equations that model the behavior of a circuit. Its performance and accuracy is similar to SPICE. Some of the standard analyses that Lynx can perform are DC analyses as a function of a variety of circuit parameters, the time-domain response of the circuit driven by time-varying sources (transient analysis), frequency domain small-signal analyses sweeps, and pole-zero analyses. For this study, only DC and transient analyses were performed.

The circuit simulations were set up to measure the desired DC and AC metrics and run using the standard analytical device models. The purpose of this step was that Presto would generate a simulation file, called the "runinput" file, that contains all of the parameters for the simulation. The runinput file was modified using a Perl programming language script so that the files referenced the appropriate DEW file instead of the standard analytical models. The circuit simulation was re-run using the modified runinput file and output files were viewed using the EZWave waveform viewer (Mentor Graphics Corp.) and analyzed using MATLAB and Microsoft Excel.

This method for simulated circuits using a look-up device model is specific to the Intel simulation environment. However, it would be straightforward to devise an approach for a standard, commercially available simulator.

## 4.4 Initial DC circuit simulation results

To verify that the simulator was accessing the DEW file correctly, a circuit was designed to contain a single transistor and the transistor curves were simulated. Figure 4.7 shows a comparison of the simulated transistor curves (lines) with the original experimental data (solid circles). The simulation error was  $\sim 0.1\%$ . The error in the simulated versus experimental curves is due to the fact that the simulator is not only using the current values to calculate the curves but also utilizing the measured conductance values as well.

Once it was confirmed that the simulator was accessing the DEW file correctly, DC simulations were implemented. Note that the DC simulations



**Figure 4.7.** Comparison of simulated (solid lines) and experimental (solid circles) device parameters. **A.** N-FET data for drain-to-source current ( $I_{DS}$ ) versus gate-to-source voltage ( $V_{GS}$ ) for drain-to-source voltages ( $V_{DS}$ ) of 0 V (blue) to + 2.5 V (gold). The error between simulated and experimental values is approximately 0.1% (see inset). **B.** Analogous curves for p-FETs for  $V_{DS}$  of 0 V (blue) to -2 V (purple)

did not require the capacitance data to be present in the DEW file.

The simplest logic function to implement is the inverter, or NOT function. The inverter requires one p-FET and one n-FET. Through their source electrodes, the p-FET is connected to a power supply,  $V_{DD}$ , and the n-FET is connected to ground. The input

controls the gate to both FETs simultaneously. An input high (H) voltage turns "off" the p-FET and turns "on" the n-FET, so that the output is connected to ground. An input low (L) voltage turns "off" the n-FET and turns "on" the p-FET and the output is connected to the power supply. Thus, this circuit inverts the input signal. Because this design uses two transistors, rather than a transistor and resistor (RTL), there is no direct pathway from  $V_{DD}$  to ground and this circuit is power efficient. The circuit schematic for this function is shown in Figure 4.8A. A more extensive discussion of logic gate operation appears in Section 3.1.1.

The simulated inverter curve (solid blue line) is shown in Figure 4.8A. The power supply for this circuit,  $V_{DD}$ , is at +4 V. The maximum slope of the transition between the H and L voltage states represents the gain of the inverter (Figure 4.8A Inset). A gain > 1 is required for the output voltage levels to restore to the magnitude of the input levels. A larger gain implies better noise margins (NMs), which represent a tolerance to voltage variation in the input signals. NM<sub>LOW</sub> (NM<sub>HIGH</sub>) is defined as the difference between the input and output voltages in their L (H) state at unity gain. A gain < 1 implies no NMs. Ideally, NM<sub>HIGH</sub> and NM<sub>LOW</sub> should be both large and matched to one another.<sup>36</sup>

The gain of the simulated inverter (~ 4) is comparable to previous circuits (see Chapter 3).<sup>8</sup> Because the gain of the inverter did not drop below 1 at the input L state, the NMs could not be calculated. The inverter does not fully regenerate signal to +4 V at the input L state (indicated by a red arrow on Figure 4.8A). Since the output is lower than  $V_{DD}$ , the n-FET is not fully "off", resulting in a high leakage current of 3  $\mu$ A at the input L state. This suggests that the threshold voltage,  $V_T$ , is not optimized for this

device and the device is always "on", regardless of applied gate bias. Also, the center of the inverter curve is shifted towards the input L state, indicating the n-FET has a larger



**Figure 4.8.** DC simulation results of the inverter and XOR logic gates. **A.** Input versus output voltages of initial simulated (solid blue line) and fabricated (dashed green line) inverter. The red arrow indicates where the output voltage is not restoring to the power supply,  $V_{DD}$ . Left Inset: Circuit schematic of CS inverter. Right Inset: Simulated inverter gain as a function of input voltage. **B.** Transient analysis of XOR gate with two inputs (dashed blue line and dotted green line). The output (solid red line) does not match the truth table for this function suggesting a mismatch in NW FET performance.

saturation current than the p-FET.<sup>36</sup>

The fabricated large-area FETs were also connected in the inverter configuration (using off-chip connections) and measured. The experimental DC transfer characteristics are shown in Figure 4.8A (dashed green line). This curve had many similar characteristics to the predicted inverter curve. The measured inverter has a comparable gain ( $\sim 7.5$ ) and NMs also could not be calculated. It also lacks signal restoration at the input L state, and is not symmetric over V<sub>DD</sub>/2.

This mismatch in FET performance becomes more apparent as the circuits become more complex. Figure 4.8B presents the simulated XOR circuit, which comprises 6 p-FETs and 6 n-FETs. This circuit contains two inputs, which are represented on the graph as the dashed blue line and the dotted green line. For the XOR

logic gate, when the two inputs are different (i.e., one is in the H state, the other in the L state), the output should be in the H state. However, for the simulated NW circuit, this does not occur and the function fails to go to its H state ( $V_{DD} = +4$  V). Integrated circuits are comprised of several connected logic gates (for instance, a 2-bit half adder can be generated by coupling a XOR gate with an AND gate) and thus with these devices as-fabricated, more computations would fail.

## 4.5 Transient analysis circuit simulation results

To verify that the capacitance elements in the DEW file were correct and being accessed by the simulator correctly, the propagation delay,  $t_{pd}$ , of the inverter circuit was calculated and compared to the simulated results. This metric constitutes the time difference between the mid point of the input swing and the mid point of the output swing, and can be used to estimate the speed of complex circuits.<sup>37</sup> Propagation delay can be calculated from:

$$t_{pd} = \frac{C_L \cdot V_{DD}}{2 \cdot I_{D(SAT)}} \tag{4.8}$$

where  $C_L$  is the load capacitance and  $I_{D(SAT)}$  is the saturation current for the FET. To measure the propagation delay, the inverter circuit was designed using a second inverter as the load capacitance (Figure 4.9). Since the measured gate capacitance is ~ 0.35 pF for one device, the total load capacitance is ~ 0.7 pF, ignoring any wiring capacitance.  $V_{DD}$ = +4 V for this circuit and the saturation currents for the n-FET and the p-FET are 9  $\mu$ A and 100  $\mu$ A, respectively. This leads to a calculated t<sub>dr</sub> = 160 ns and a t<sub>df</sub> = 14 ns. The total propagation delay, which is the average of the rise and fall delays, is 87 ns. The same inverter circuit with C<sub>L</sub> was also examined in the simulation environment. In Figure 4.9, the transition midpoints for the input (dashed blue line) and the output (solid green line) are denoted by red arrows. The simulated propagation delay



Figure 4.9. Simulated transient plot of inverter. Input voltage is the dashed blue line. Output voltage is the solid green line. Red arrows denote the 50% point of the voltage transitions. Inset: Circuit schematic of inverter with load capacitance,  $C_L$ 

values are  $t_{dr} = 180$  ns and a  $t_{df} = 20$  ns, which equals a total propagation delay of 100 ns. The good agreement between the simulated and calculated delay values demonstrates the accuracy of the tabular model-based simulations for transient metrics.

## 4.6 Optimized DC circuit simulation results

To explore the effects on the inverter circuit by altering the NW FET performance, two aspects of the simulation were modified. First, the number of NWs per device were scaled to 10:1 (p-FET: n-FET), to match the saturation current levels. Second, a battery element that offset the input voltage for the n-FET was incorporated into the simulated circuit (see Figure 4.10A). The addition of the battery mimicked the

effect of a  $V_T$  shift for the n-FET. Simulating an n-FET voltage shift of -1.8 V relative to the original  $V_T$  yielded significantly improved inverter transfer characteristics (Figure 4.10A).



**Figure 4.10.** DC characteristics of simulated and experimental CS inverters. **A.** Inverter transfer characteristics of simulated (solid blue line) and fabricated (dashed green line) optimized inverter. **Inset:** Circuit schematic of inverter with additional battery element. The fabricated device approximated this circuit through the use of separate power supplies for the p- and n-FETs. **B.** Leakage current of initial (solid green line) and optimized (dashed blue line) simulated inverters. The leakage current at the input L and the short circuit states improved by a factor of ~ 220 and ~ 3, respectively.

The resulting simulated inverter is fully regenerative and has a gain of ~ 45, with large, well-matched NMs of 1.2 V and 1.4 V. The curve is symmetric over  $V_{DD}/2$ , indicating current-matched devices. The leakage current also improved to 14 nA at the input L state and the short circuit leakage current (the point of maximum leakage current) reduced by a factor of three and became centered over  $V_{DD}/2$  (Figure 4.10B). These results show that by shifting the  $V_T$  on the n-type NW FET and scaling the device widths to match their saturation currents, the inverter characteristics are significantly improved.

The accuracy of the simulated results was again verified by connecting the fabricated devices in the inverter circuit configuration. An additional power supply was used for separately driving the n- and p-FETs in analogy to the simulated battery element.

With an input voltage shift of -800 mV on the n-FET, the inverter exhibited full signal restoration, NMs of 2.1 V (H) and 1 V (L), and a gain of  $\sim$  30 (Figure 4.10A dashed green curve). The voltage swing shifted to the left due to the mismatched saturation current levels of the n- and p-FETs, which was corrected in the simulations. Otherwise, the curves are in good agreement with each other.

### 4.7 MEDICI simulations

To facilitate the designing of the NW n-FET device with a shifted  $V_T$ , MEDICI simulations were utilized. MEDICI (Synopsys Inc.) is a two-dimensional semiconductor device simulator that models the potentials and carrier concentrations in a device for any given biases.

The graphical representation of the MEDICI modeled NW n-FET is shown in Figure 4.11. The Si NW and Si substrate layers are shown in green and the top gate oxide and buried oxide layers are shown in blue. The grid points determine the points where the potential and carrier concentration distributions are calculated. The modeled NW FET structure consists of, from top to bottom, 10 nm oxide (with  $\kappa = 3.5$ , determined from measurements), 34 nm thick Si, 250 nm SiO2 oxide substrate, and a substrate Si layer. The device is 1.5 µm long, with 0.5 µm wide source, drain, and gate electrodes with no overlap. The MEDICI code to generate the NW structure and for the following results is presented in Appendix B.



**Figure 4.11.** Graphical representation of MEDICI modeled NW FET with overlaid grid points. At these points, potential and carrier concentration values are calculated.

Once the modeled NW structure was generated, MEDICI was able to provide some physical insight into the NW device operation. Figure 4.12 shows the side-profile of a NW p-FET doped at different gate biases. The dopant concentration was modeled to be a Gaussian-like profile with its peak concentration,  $1 \times 10^{18}$  cm<sup>-3</sup>, centered at the surface of the NW. This profile models the experimental profile obtained for diffusion doping (see Section 2.2.1)

At  $V_{GS} = +2$  V, the device is operating in enhancement mode (Figure 4.12A). The hole carriers are attracted towards the gate, as depicted by the dense potential contours, creating an effective peak carrier concentration of  $6 \times 10^{18}$  cm<sup>-3</sup> under the gate. The device is "on" at this point. Next, at  $V_{GS} = 0$  V, a depletion region forms under the gate. This is due a mismatch of the gate metal's work function,  $\Phi_M$ , to the electron affinity of the Si, which leads to band bending at the metal-oxide-Si interface.<sup>24</sup> The effective dopant concentration directly underneath the gate drops to  $2 \times 10^{17}$  cm<sup>-3</sup>.



**Figure 4.12.** NW device potential contours for different gate biases. **A.** Device operating in enhancement mode **B.** Zero gate bias on device. **C.** Device operating in depletion mode

Finally, at  $V_{GS} = -2$  V, the

negative bias repels the hole carriers from the channel and the depletion region grows significantly larger. Consequently, the device conductivity drops and is "off" at this point. The effective dopant concentration under the gate drops below  $1 \times 10^{15}$  cm<sup>-3</sup> throughout the entire channel. The behavior of the modeled devices for different gate biases is in agreement with experimental results and with the buried channel MOSFET description used earlier to define V<sub>T</sub> and **S**.

Several NW parameters were varied, including the channel dopant profiles and gate metals, using  $V_T$  as feedback. The dopant profile of the device with the best  $V_T$  consisted of a uniform background n-type dopant concentration of  $10^{14}$  cm-3 with Gaussian-like NW dopant profiles having peak concentrations at the NW surface of  $10^{16}$  cm<sup>-3</sup> under the gate and  $10^{19}$  cm<sup>-3</sup> under the S/D contacts. Solutions for the I<sub>DS</sub>-V<sub>GS</sub> curves were determined using models that took into account Shockley-Read-Hall

surface roughness, and charged impurities.<sup>38</sup> The Newton solution method was used for both n- and p-type carriers. For the simulated  $I_{DS}$ - $V_{GS}$  curves,  $V_{DS}$  was fixed at 100 mV and  $V_{GS}$  was measured in 50 mV steps. Both Ti and Pt gate electrode metals were considered, as well as higher channel doping (>  $10^{18}$  cm<sup>-3</sup>).



**Figure 4.13.** Semilog plot of  $I_{DS}$  versus  $V_{GS}$  for MEDICI modeled n-FET with Ti gate metal (dashed blue line) and Pt gate metal (solid green line)

For devices with a channel doping  $< 10^{18}$  cm<sup>-3</sup>, a large V<sub>T</sub> shift was observed in the MEDICI simulations (Figure 4.13) by replacing the Ti gate metal ( $\Phi_M = 4.28 \text{ eV}$ ) with Pt (5.6 eV). The larger  $\Phi_M$  promoted a large depletion region in the gate so that at V<sub>GS</sub> = 0, the device was fully "off". This effect was observed in the modeled structures for low doped channels only; dopant concentrations  $> 10^{18}$  cm<sup>-3</sup> do not facilitate the formation of a large depletion layer. Thus, it was predicted that utilizing these changes to the FET design would yield significantly improved results in the fabricated devices. The fabrication of the improved n-FETs was the same as the large-area devices except for three modifications. First, the Ti/Pt gate was replaced by a 50 nm thick Pt gate. Second, the S/D contacts ranged from  $0.75-1 \mu m$  wide with 2  $\mu m$  channel lengths. Lastly, the device channels, prior to gate formation, were aggressively etched using the same directional CF<sub>4</sub> etch process used in the large-area devices.



**Figure 4.14.** Fabrication and characterization of improved n-FETs. **A.** Scanning electron micrograph of improved n-FET. **B.**  $I_{DS}$ - $V_{GS}$  plots of devices with Ti/Pt gate electrode (dotted blue curve) and Pt gate electrode (solid green curve). **C.**  $I_{DS}$ - $V_{GS}$  plots of representative n-FET after channel etching, FG anneal, and top gate formation. **D.** Bar graph showing the distribution of threshold voltages of improved n-FETs

Figure 4.14A shows the scanning electron micrograph of the fabricated transistors. Three transistors of varying widths were fabricated per top gate electrode. The Pt gate is evident by its brightness in the image, due to the higher work function of the metal.  $I_{DS} - V_{GS}$  measurements were taken of the Pt gate n-FETs and compared with devices fabricated with Ti/Pt gates. The comparison is shown in Figure 4.14B. A large  $V_T$  shift was observed, in agreement with the MEDICI results (Figure 4.13).

The large observed  $V_T$  shift was also due to more careful control over the channel etching procedure. For the original n-FETs, back-gating measurements were first performed after approximately three minutes of channel etching and then after one minute cycles. For the improved n-FET devices, measurements were performed after every 30 s of etching (see Figure 4.14C). Current hysteresis, caused by the interface damage induced by the etching process, was observed after a few etch cycles and could be reduced by a FG anneal. Care was taken so that the optimal etch time was not exceeded.

It was observed during the channel etching that the FET devices did not have identical performance characteristics. Figure 4.14D gives the distribution of threshold voltages for the fabricated improved n-FET devices. The majority of devices have  $V_T > 0$  V. High-channel doping (due to variations introduced the doping and etching processes) led to the negative  $V_T$ , which can be shown by looking at the device on/off ratios. The devices with  $V_T > 0$  V had an average on/off ratio of  $2.4 \times 10^4$ , whereas the devices with  $V_T < 0$  V had an average on/off ratio of  $5.5 \times 10^2$ . Both sets of devices have similar "on" currents (in the low  $\mu$ A range) so the lowered on/off ratio is likely indicative of higher channel doping which screens against the gate.



The improved n-FETs were paired with the original large-area p-FETs to form CS inverters (Figure 4.15). The gain of the inverter circuit increased to  $\sim$  45, with well-matched NMs of 1.2 V and 1.5 V. All of the tested circuits had gains > 15 and showed full signal restoration.

**Figure 4.15.** Input versus output voltage characteristics of fabricated CS inverter with Pt-gate n-FET. **Inset:** Inverter gain

This substantial improvement over the original devices was consistent with the DC simulated predictions.

# 4.9 Potential directions for simulation methodology

Although optimizing an inverter is a simple demonstration, it does highlight the effectiveness of the simulation methodology and provides a pathway for more complex demonstrations. The optimizations done for the inverter circuit would also lead to optimizations of the other Boolean logic functions, for instance. Also, the number of gates that one gate can drive (fan-in, fan-out) could be addressed. Besides conventional circuit metrics, this approach may be adopted to optimizing circuit architecture to the performance of nanoscale devices. As the channel material shrinks, device variations increase and circuit architecture will need to compensate for device fluctuations.<sup>39</sup> Architectures specific to nanoscale transistors will need to be developed and simulations will play a critical role. Examples of this include reconfigurable logic circuits or

asynchronous logic design, where the high-performance FETs can be used efficiently and the low-performance FETS can be used in non-critical areas or not used at all.

Another important area that will need to be addressed more in-depth is device and circuit operating speed. Preliminary transient analyses were performed that highlighted the accuracy of the table look-up model but no optimizations were done. Transient analyses of circuits could be used as feedback for improving device speed, in an analogous method for optimizing DC metrics. This would allow for the efficient fabrication of circuits that require high frequency or high speed, such as a ring oscillator.

### 4.10 Conclusions

Si NW n-FETs and p-FETs were optimized using in silico circuit and device simulations in feedback with device fabrication methods to produce complementary symmetry inverters. Inverters with gains of 15–45, well-matched noise margins, and full signal restoration were demonstrated. The presented method provides a highly efficient means for optimizing nanowire logic circuits and is accurate for both DC and transient analysis. By incorporating CAD simulation tools into the design process, nanocircuits can be efficiently optimized and evaluated.

- Chau, R.; Datta, S.; Doczy, M.; Doyle, B.; Jin, B.; Kavalieros, J.; Majumdar, A.; Metz, M.; Radosavljevic, M. Benchmarking Nanotechnology for High-Performance and Low-Power Logic Transistor Applications. *IEEE Trans. Nanotech.* 2005, 4, 153–158.
- 2. Brar, B.; Li, J. C.; Pierson, R. L.; Higgins, J. A. In *InP HBTs- Present Status and Future Trends*, IEEE Bipolar/BiCMOS Circuits and Technology Meeting, **2002**, 155–161.
- 3. Datta, S. III-V field-effect transistors for low power digital logic applications. *Microelectron. Engi.* **2007**, 84, 2133–2137.
- 4. Ma, B. Y.; Bergman, J.; Chen, P.; Hacker, J. B.; Sullivan, G.; Nagy, G.; Brar, B. InAs/AlSb HEMT and Its Application to Ultra-Low-Power Wideband High-Gain Low-Noise Amplifiers. *IEEE Trans. Microwave Theory Tech.* **2006**, 54, 4448– 4455.
- 5. Huang, Y.; Duan, X. F.; Cui, Y.; Lauhon, L. J.; Kim, K. H.; Lieber, C. M. Logic Gates and Computation from Assembled Nanowire Building Blocks. *Science* **2001**, 294, 1313–1317.
- 6. Goldberger, J.; Hochbaum, A. I.; Fan, R.; Yang, P. D. Silicon Vertically Integrated Nanowire Field Effect Transistors. *Nano Lett.* **2006**, *6*, 973–977.
- 7. Wang, D.; Sheriff, B. A.; Heath, J. R. Silicon p-FETs from Ultrahigh Density Nanowire Arrays. *Nano Lett.* **2006**, 6, 1096–1100.
- 8. Wang, D. W.; Sheriff, B. A.; Heath, J. R. Complementary Symmetry Silicon Nanowire Logic: Power-Efficient Inverters with Gain. *Small* **2006**, *2*, 1153–1158.
- 9. Deryche, V.; Martel, R.; Appenzeller, J.; Avouris, P. Carbon Nanotube Inter- and Intramolecular Logic Gates. *Nano Lett.* **2001**, 1, 453–456.
- 10. Liu, X.; Lee, C.; Zhou, C.; Han, J. Carbon Nanotube Field-Effect Inverters. *Appl. Phys. Lett.* **2001**, 79, 3329–3331.
- 11. Avouris, P.; Martel, R.; Derycke, V.; Appenzeller, J. Carbon Nanotube Transistors and Logic Circuits. *Physica B* **2002**, 323, 6–12.
- Javey, A.; Kim, H.; Brink, M.; Wang, Q.; Ural, A.; Guo, J.; Mcintyre, P.; McEuen, P.; Lundstrom, M.; Dai, H. High-k Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates. *Nat. Mater.* 2002, 1, 241–246.

- Javey, A.; Wang, Q.; Ural, A.; Li, Y. M.; Dai, H. J. Carbon Nanotube Transistor Arrays for Multistage Complementary Logic and Ring Oscillators. *Nano Lett.* 2002, 2, 929–932.
- 14. Bachtold, A.; Hadley, P.; Nakanishi, T.; Dekker, C. Logic Circuits with Carbon Nanotube Transistors. *Science* **2001**, 294, 1317–1320.
- 15. Appenzeller, J.; Lin, Y.-M.; Knoch, J.; Avouris, P. Band-to-Band Tunneling in Carbon Nanotube Field-Effect Transistors. *Phys. Rev. Lett.* **2004**, 93, 196805–196809.
- Hu, P. a.; Xiao, K.; Liu, Y.; Yu, G.; Wang, X.; Fu, L.; Cui, G.; Zhu, D. Multiwall nanotubes with intramolecular junctions (CN<sub>x</sub>/C): Preparation, rectification, logic gates, and application. *Appl. Phys. Lett.* **2004**, 84, 4932–4934.
- 17. Friedman, R. S.; McAlpine, M. C.; Ricketts, D. S.; Ham, D.; Lieber, C. M. High-Speed Integrated Nanowire Circuits. *Nature* **2005**, 434, 1085–1085.
- 18. Raychowdhury, A.; Keshavarzi, A.; Kurtin, J. N.; De, V.; Roy, K. Carbon Nanotube Field-Effect Transistors for High-Performance Digital Circuits: DC Analysis and Modeling Toward Optimum Transistor Structure. *IEEE Trans. Electron Devices* 2006, 53, 2711–2717.
- Keshavarzi, A.; Raychowdhury, A.; Kurtin, J. N.; Roy, K.; De, V. Carbon Nanotube Field-Effect Transistors for High-Performance Digital Circuits-Transient Analysis, Parasitics, and Scalability. *IEEE Trans. Electron Devices* 2006, 53, 2718–2726.
- 20. Bindal, A.; Hamedi-Hagh, S. The Impact of Silicon Nano-Wire Technology on the Design of Single-Work-Function CMOS Transistors and Circuits. *Nanotech* **2006**, 17, 4340–4351.
- 21. Sheriff, B. A.; Wang, D.; Kurtin, J. N.; Heath, J. R. Complementary Symmetry Nanowire Logic Circuits: Experimental Demonstrations and In Silico Optimizations. *ACS Nano* **2008** (revisions submitted 3/14/08).
- 22. Melosh, N. A.; Boukai, A.; Diana, F.; Gerardot, B.; Badolato, A.; Petroff, P. M.; Heath, J. R. Ultrahigh-Density Nanowire Lattices and Circuits. *Science* 2003, 112–115.
- Ilani, S.; Donev, L. A. K.; Kindermann, M.; McEuen, P. L. Measurement of the Quantum Capacitance of Interacting Electrons in Carbon Nanotubes. *Nat. Phys.* 2006, 2, 687–691.
- 24. Pierret, R. F. *Field Effect Devices*. (Second ed.) Addison-Wesley Publishing Company: Reading, Massachusetts, **1990** (vol. 4, p. 203).

- 25. Oka, H.; Nishiuchi, K.; Nakamura, T.; Ishikawa, H. Computer Analysis of a Short-Channel BC MOSFET. *IEEE J. Solid-State Circuits* **1980**, SC-15, (4), 579–585.
- 26. Wordeman, M. R.; Dennard, R. H. Threshold Voltage Characteristics of Depletion-Mode MOSFET's. *IEEE Trans. Electron Devices* **1981**, ED-28, 1025–1030.
- 27. Sze, S. M. *Physics of Semiconductor Devices*. (Second ed.) John Wiley & Sons, Inc.: New York, NY, **1981**.
- 28. Hendrickson, T. E. A Simplified Model for Subpinchoff Conduction in Depletion-Mode IGFET's. *IEEE Trans. Electron Devices* **1978**, ED-25, 435–441.
- Koo, S. M.; Li, Q.; Monica, D. E.; Richter, C. A.; Vogel, E. M. Enhanced Channel Modulation in Dual-Gated Silicon Nanowire Transistors. *Nano Lett.* 2005, 5, 2519–2523.
- 30. Shamarao, P.; Ozturk, M. C. A Study on Channel Design for 0.1 um Buried p-Channel MOSFET's. *IEEE Trans. Electron Devices* **1996**, 43, 1942–1949.
- 31. Shima, T.; Sugawara, T.; Moriyama, S.; Yamada, H. Three-Dimensional Table Look-Up MOSFET Model for Precise Circuit Simulation. *IEEE J. Solid-State Circuits* **1982**, SC-17, 449–454.
- 32. Meijer, P. B. L. Fast and Smooth Highly Nonlinear Multidimensional Table Models for Device Modeling. *IEEE Trans. Circuits Syst.* **1990**, 37, 335–346.
- 33. Mohan, S.; Sun, J. P.; Mazumder, P.; Haddad, G. I. Device and Circuit Simulations of Quantum Electronic Devices. *IEEE Trans. Comput. Aided Des. Integrat. Circuits Syst.* **1995**, 14, 653–662.
- 34. Wei, C.-J.; Tkachenko, Y. A.; Bartle, D. Table-Based Dynamics FET Model Assembled From Small-Signal Models. *IEEE Trans. Microwave Theory Tech.* **1999,** 47, 700–705.
- 35. *Agilent 4284A/4285A Precision LCR Meter Family Technical Overview*. Agilent Technologies, Inc., **2008**.
- 36. Sedra, A. S.; Smith, K. C. *Microelectronic Circuits*. (Fourth ed.) Oxford University Press: New York, **1997**.
- 37. Gajski, D. D. *Principles of Digitial Design*. Prentice-Hall, Inc.: Upper Saddle River, NJ, **1997**.
- 38. *MEDICI:Two-Dimensional Device Simulation Program: User Manual (Version 2002.4).* Synopsys, Inc., **2003**.

39. Asenov, A. Simulation of Statistical Variability in Nano MOSFETs. *VLSI Tech. Dig. Tech. Pap.* **2007**, 86–87.

## 4.12 Appendix A: Example DEW file

```
model="n" length=1.0 width=1.0 temp=27.0
```

```
21 41 1
0.0000000000000E+00 -8.413427471762958E-23 -2.286826368939761E-16 1.095358791138519E-15
2.882067472186025E-17 -2.194628038929934E-09 4.267492849807550E-09 1.141554607073525E-10 -
9.662736441750363E-12 1.878936109091902E-11 5.026155301586565E-13 7.586759229417460E-15 -
1.442840439478264E-14 -5.205045119839168E-16 -1.970991284762281E-15 3.945077430329101E-15
-9.709500593967943E-18 -1.514938920883643E-16 -7.365236946635662E-17 3.824596329332202E-16
0.0000000000000E+00 -1.899999976158142E+00 0.00000000000000E+00 -8.742570047332274E-18
0.000000000000E+00 5.283858054845547E-23 5.753081982417774E-16 -9.475566478818960E-17 -
2.695543929085772E-18 1.902112747766376E-10 -3.715140936419881E-10 -9.925124107157983E-12
8.490534845192351E-13 -1.658341941793137E-12 -4.430314005716394E-14 1.256604353786455E-16
8.168715046094403E-17 -1.322994645096927E-16 -1.909745157698016E-15 3.841631683478066E-15
-1.227018346413364E-17 -1.837457239306044E-16 -1.651450826825841E-17 3.835128233023605E-16
0.0000000000000000E+00 -1.799999952316284E+00 0.00000000000000E+00 -2.842212425724106E-18
0.0000000000000E+00 -8.887113075780797E-25 7.169239730877883E-16 1.041101040945238E-16
2.701194415527146E-18 -2.140765964608994E-10 4.191172493017711E-10 1.116220479407387E-11 ·
9.680030735725471E-13 1.895147776922680E-12 5.047284399423782E-14 5.421640337245608E-16 -
7.335858463398872E-16 -1.539736133211269E-16 -1.799857512063013E-15 3.634563267334810E-15
-1.759786441529534E-17 -1.850858253073832E-16 -1.208756836220104E-17 3.830048256243528E-16
0.0000000000000E+00 -1.700000047683716E+00 0.00000000000000E+00 -2.318141918686450E-18
-2.180103261088348E-17 1.806820502550434E-09 -3.519897253479962E-09 -9.321131104587970E-11
8.309519201722654E-12 -1.618791339259284E-11 -4.286763224007041E-13 -1.721659912145515E-15
3.681254720899602E-15 -3.690993519431219E-17 -1.602428518185430E-15 3.232302603809384E-15
-2.789871759778593E-17 -1.637681474688418E-16 -5.608605099551391E-17 3.809285847921067E-16
0.000000000000E+00 -1.60000023841858E+00 0.000000000000E+00 1.167330893285039E-17
3.181073078546008E-18 -2.625568951734413E-10 5.117367619799339E-10 1.344408475988201E-11 -
1.259226195729392E-12 2.454295994235714E-12 6.447803296923181E-14 6.931566664115876E-16 -
1.014320564941197E-15 -1.612113610062498E-16 -1.153251436959112E-15 2.356585947628214E-15
-4.980770002370259E-17 -1.703817069615313E-16 -3.939590555001334E-17 3.798777373907032E-16
0.000000000000E+00 -1.500000000000E+00 0.0000000000E+00 2.260352793302751E-18
5.170473497558339E-19 -1.300582371350667E-11 2.535732826055741E-11 6.543357372073448E-13 -
6.992808230858281E-14 1.363381050169545E-13 3.518141901153155E-15 3.260835772454757E-16 -
2.844640680079088E-16 -1.419967250723943E-16 -2.954442962996048E-16 6.817916174140990E-16
-9.090286532153482E-17 -1.423332536782072E-16 -9.089310608354368E-17 3.755274236313952E-16
0.0000000000000000E+00 -1.399999976158142E+00 0.00000000000000E+00 -4.116770944932168E-19
```

**Figure 4.16.** Screen shot of DEW file. First line is highlighted in blue to show the text-wrapping. Each model within the DEW file contains 861 lines of experimental data and there is typically one p-FET and n-FET model per DEW file. To print out the entire DEW file would require 65,525 pages.

#### **P-FET structure MEDICI Code:**

P-type Si NW FET on SiO2 TITLE Specify a rectangular mesh COMMENT SMOOTH=1 MESH COMMENT Specify mesh dimensions X.MESH WIDTH=1.0 H1=0.1 Y.MESH N=1L=-0.005 L=0.0 Y.MESH N=2DEPTH=.034 H1=0.01 H2=0.01 Y.MESH Y.MESH DEPTH=.25 SPACING=0.05 DEPTH=.5 SPACING=0.25 Y.MESH COMMENT Regions Y.MAX=0 REGION NAME=Gate\_Ox HFO2 NAME=NW Y.MIN=0.0 Y.MAX=0.034 SILICON REGION Y.MIN=0.034 Y.MAX=.284 OXIDE REGION NAME=Box NAME=Bulk Y.MIN=0.284 SILICON REGION COMMENT Electrodes ELECTR NAME=Gate X.MIN=.3 X.MAX=.7TOP + ELECTR NAME=Source X.MAX=0.4 Y.MIN=-0.001 Y.MAX=0.0 + NAME=Drain X.MIN=.6 Y.MIN=-0.001 ELECTR + Y.MAX=0.0 ELECTR NAME=Substrate BOTTOM COMMENT Specify impurity profiles and fixed charges P-TYPE PROFILE N.PEAK=1e15 UNIFORM OUT.FILE=pfetdop1 + COMMENT PROFILE P-TYPE N.PEAK=1e18 Y.MIN=0 COMMENT DEPTH=0.01 Y.JUNCTI=0.034 COMMENT + COMMENT Plot initial Grid GRID FILL SCALE TITLE="Simulation Mesh" PLOT.2D COMMENT Regrid on doping REGRID DOPING LOG IGNORE=Box RATIO=2 SMOOTH=1 IN.FILE=pfetdop1 + GRID TITLE="DOPING" FILL SCALE PLOT.2D

COMMENT Pt's workfunction is 5.6

CONTACT NAME=(Gate, Source, Drain) WORKFUNC=4.33 COMMENT MATERIAL REGION=Gate\_Ox PERMITTI=9 MODELS CONMOB SRFMOB2 FLDMOB COMMENT Zero carriers SYMB CARRIERS=0 ICCG DAMPED METHOD SOLVE REGRID POTEN RATIO=0.1 SMOOTH=1 IGNORE=Box COS.ANG=0.95 + IN.FILE=pfetdop1 + OUT.FILE=pfetpot1 + PLOT.2D GRID TITLE="POTENTIAL" FILL SCALE PLOT.1D DOPING X.START=1.5 X.END=1.5 Y.START=0 Y.END=1 Y.LOG TOP=1E20 BOT=1E14 POINTS + + COLOR=2 PLOT.2D BOUND FILL MODELS SYMB METHOD CONSRH ARORA SRFMOB2 GUMM CARRIER=0 ICCG DAMPED NEWTON CARRIER=2 SYMB SOLVE OUT.FILE=pfetsolve

# N-FET structure MEDICI code:

TITLE	N-type Si NW FET on SiO2
COMMENT	Specify a rectangular mesh
MESH	SMOOTH=1
COMMENT	Specify mesh dimensions
X.MESH Y.MESH Y.MESH Y.MESH Y.MESH Y.MESH	WIDTH=1.5 H1=0.1 N=1 L=-0.01 N=2 L=0.0 DEPTH=.034 H1=0.01 H2=0.01 DEPTH=.25 SPACING=0.05 DEPTH=.5 SPACING=0.25
COMMENT	Regions
REGION REGION REGION COMMENT ELECTR + ELECTR + ELECTR + ELECTR COMMENT PROFILE + PROFILE + PROFILE + PROFILE +	NAME=Gate_Ox Y.MIN=-0.01 Y.MAX=0 OXIDE NAME=NW Y.MIN=0.0 Y.MAX=0.034 SILICON NAME=BOX Y.MIN=0.034 Y.MAX=.284 OXIDE NAME=Bulk Y.MIN=0.284 SILICON Electrodes NAME=Gate X.MIN=0.5 X.MAX=1 TOP NAME=Source X.MAX=0.5 Y.MIN=-0.005 Y.MAX=0.0 NAME=Drain X.MIN=1 Y.MIN=-0.005 Y.MAX=0.0 NAME=Substrate BOTTOM Specify impurity profiles and fixed charges N-TYPE N.PEAK=1E14 UNIFORM OUT.FILE=nfetdop1 N-TYPE N.PEAK=1E16 Y.MIN=0 DEPTH=0.005 Y.JUNCTI=0.034 N-TYPE N.PEAK=1E19 Y.JUNC=0.034 X.MIN=0 WIDTH=0.5
COMMENT	Plot initial Grid
PLOT.2D	GRID FILL SCALE TITLE="Simulation Mesh"
COMMENT	Regrid on doping
REGRID + PLOT.2D	DOPING LOG IGNORE=Box RATIO=2 SMOOTH=1 IN.FILE=nfetdop1 GRID TITLE="DOPING" FILL SCALE
COMMENT	Ti's workfunction is 4.33; Al = 4.1

CONTACT NAME=Gate WORKFUNC=4.33 MATERIAL REGION=Gate Ox PERMITTI=3.5 COMMENT SRFMOB2 ARORA CONSRH MODELS COMMENT Zero carriers SYMB CARRIERS=0 ICCG DAMPED METHOD SOLVE POTEN RATIO=0.1 SMOOTH=1 IGNORE=Box REGRID COS.ANG=0.95 + IN.FILE=nfetdop1 + OUT.FILE=nfetpot1 + PLOT.2D GRID TITLE="POTENTIAL" SCALE DOPING X.START=0.75 X.END=0.75 Y.START=0 PLOT.1D Y.END=1 Y.LOG TOP=1E20 BOT=1E14 POINTS + + COLOR=2 PLOT.2D BOUND FILL DOPING X.START=0.25 X.END=0.25 Y.START=0 Y.END=1 Y.LOG TOP=1E20 BOT=1E14 POINTS PLOT.1D + COLOR=2 PLOT.2D BOUND FILL X.START=0.75 X.END=0.75 Y.START=-0.005 PLOT.1D Y.END=0.03 COND NEG TITLE="Band Structure" TOP=4.5 BOTT=-4.5 + X.ST=0.75 X.END=0.75 Y.ST=-0.005 PLOT.1D Y.END=0.03 VAL UNCH NEG + PLOT.1D X.START=0.75 X.END=0.75 Y.ST=-0.005 Y.END=0.03 QFN UNCH NEG COL=2 BOUND TITLE="Impurity Contours" FILL SCALE PLOT.2D CONTOUR DOPING LOG MIN=14 MAX=19 DEL=0.5 COLOR=1 MODELS CONSRH ARORA SRFMOB2 SYMB GUMM CARRIER=0 METHOD ICCG DAMPED SOLVE NEWTON CARRIER=1 ELECTRON SYMB SOLVE NEWTON CARRIER=2 SYMB SOLVE OUT.FILE=nfetsolve SAVE MESH OUT.FILE=nfetAmesh W.MODELS

#### **MEDICI** code for generating potential contours

TITLE pFET gate characteristics Read in simulation mesh COMMENT MESH IN.FILE=nfetpot1 LOAD IN.FILE=nfetsolve COMMENT initial solution COMMENTInitial solutionCOMMENTMODELSCONSRHARORA SRFMOB2COMMENTSYMBGUMMCARR=0COMMENTSOLVE SYMB NEWTON CARRIERS=2 COMMENT Setup LOG file for solution LOG OUT.FILE=nfet\_test1 COMMENT Solve for Vds=0.1 SOLVE V(Drain)=0.1 SOLVE V(Gate)=0 COMMENT Look at potential contours PLOT.2D BOUND JUNC DEPL FILL SCALE TITLE="Potential Contours" Y.MAX=0.4 + FILL REGION=NW COLOR=5 CONTOUR POTENTIA COMMENT look at carrier profile PLOT.1D HOLE X.START=.8 X.END=.8 Y.START=0 + Y.END=.03 POINTS TITLE="Hole concentration under gate" + PLOT.1D ELECTRON X.START=.8 X.END=.8 Y.START=0 Y.END=.03 POINTS + TITLE="Electron concentration under gate" + PLOT.2D FILL BOUND Y.MAX=0.2 TITLE="Current flow" + FILL REGION=NW COLOR=5 ^NP.COL CONTOUR FLOW

#### **MEDICI** code for generating $I_{DS} - V_{GS}$ curves

TITLE nFET gate characteristics COMMENT Read in simulation mesh MESH IN.FILE=nfetAmesh LOAD IN.FILE=nfetsolve SYMB NEWTON CARRIERS=2 COMMENT Setup LOG file for solution LOG OUT.FILE=nfet\_gate2 Solve for Vds=-0.1 and ramp gate COMMENT SOLVE V(Drain)=0.1 SOLVE V(Gate)=-1 ELEC=Gate VSTEP=0.05 NSTEPS=50 Plot Ids vs. Vgs COMMENT Y.AXIS=I(Drain) X.AXIS=V(gate) POINTS LOG PLOT.1D COLOR=2 + TITLE="Ids vs. Vgs" LABEL LABEL="Vds is +100 mV" PLOT.1D X.START=0.75 X.END=0.75 Y.START=-0.005 Y.END=0.03 COND NEG TITLE="Band Structure" TOP=4.5 BOTT=-4.5 + PLOT.1D X.ST=0.75 X.END=0.75 Y.ST=-.005 Y.END=0.03 VAL UNCH NEG + PLOT.1D X.START=0.75 X.END=0.75 Y.ST=-.005 Y.END=0.03 QFN UNCH NEG COL=2 + EXTRACT MOS.PARA IN.FILE=nfet\_gate2