Whiting, Douglas L. (1982) A Self-Timed Chip Set for Microprocessor Communication. Master's thesis, California Institute of Technology. http://resolver.caltech.edu/CaltechTHESIS:04122012-110450092
This paper describes a family of chips used to link multiple processors together on a speed-independent communication bus. Sendership arbitration is included as an integral part of the signalling scheme, incurring very little overhead and providing a measure of fairness. The protocol allows for one-to-many communication in which the sender must wait for all receivers to respond to each datum transmitted. The width of the data bus is arbitrary, and only three control wires are necessary for normal transmission cycles. In order to alleviate congestion, the global bus may be divided into several local buses by a method which is entirely transparent to the processor software. Thus the bus topology may be reconfigured for each processing network using these chips as building blocks.
Functional verification of speed-independent circuits is also discussed. The problem is seen to be very complex, but some conclusions are drawn about the type of tools which will be helpful in implementing self-timed systems.
|Item Type:||Thesis (Master's thesis)|
|Subject Keywords:||Computer Science|
|Degree Grantor:||California Institute of Technology|
|Division:||Engineering and Applied Science|
|Major Option:||Computer Science|
|Thesis Availability:||Restricted to Caltech community only|
|Defense Date:||24 February 1982|
|Other Numbering System:|
|Default Usage Policy:||No commercial reproduction, distribution, display or performance rights in this work are provided.|
|Deposited By:||Benjamin Perez|
|Deposited On:||12 Apr 2012 19:40|
|Last Modified:||23 Sep 2014 17:08|
- Final Version
Restricted to Caltech community only
See Usage Policy.
Repository Staff Only: item control page