SILICON NANOWIRES AND SILICON/MOLECULAR INTERFACES FOR NANOSCALE ELECTRONICS

Thesis by

Bonnie Ann Sheriff

In Partial Fulfillment of the Requirements

For the Degree of

Doctor of Philosophy

CALIFORNIA INSTITUTE OF TECHNOLOGY

Pasadena, California

2009

(Defended June 11, 2008)

© 2009

Bonnie Ann Sheriff

All Rights Reserved

To my best friend and husband,

Bryan

Acknowledgements

I am so grateful to the many people who enriched my experiences at Caltech. First, I would like to thank my advisor, Professor Jim Heath, whose dedication to the pursuit of scientific understanding has been truly inspirational. I am indebted to his support and guidance over the last 5 years. I also would like to thank my thesis committee for their support and insights into my graduate research: Prof. Mitchio Okumura, Prof. Pat Collier, and Prof. Bill Goddard.

I was blessed to be surrounded by many excellent colleagues. I would like to acknowledge the support and assistance of several current and past Heath group members: Dunwei Wang, whom I learned so much from; Yi Luo, a true mentor for so many; and Johnny Green, Erica Delonno, Gabe Kwong, Rosemary Rohde, Heather Agnew Akram Boukai, Habib Ahmad, Kris Beverly, Ryan Bailey, Mike McAlpine, and John Nagarah, for their friendship, guidance, and for making going to work so much fun. I also would like to thank Rosemary Rohde and Heather Agnew for their help with surface chemistry techniques and acknowledge Will Dichtel, Jason Spruell, and Dorota Rozkiewicz for their contributions with the microcontact printing project. Thanks to Ruo-Gu Huang, Peigen Cao, and Clara Ji-Hyun Cho for continuing the logic and microcontacting printing projects. I owe a big thanks to Diane Clark-Robinson for running the group efficiently and for keeping things interesting, and Kevin Kan, the guardian of the cleanroom and its equipment.

When I was an intern at Intel, I had the pleasure of working with several friendly and extremely helpful colleagues. In particular, I would like to thank Juanita Kurtin,

Janice Lee, Keith Bowman, Ravi Pillarisetty, and Tanay Karnik. I would also like to acknowledge the Intel Foundation for providing financial support during the last two years here in the form of a Ph.D. Fellowship.

I would like to acknowledge my friends at Caltech who made my experiences here so much better. In particular, I would like to thank Heather Wiencko, Christina Vizcarra, and Amie Boal for their support and friendship.

Finally, I would like to thank my husband, Bryan, who has been a source of unlimited love, friendship, laughter, support, and motivation.

Abstract of the thesis

The thesis describes the realization of high-performance silicon nanowire (Si NW) logic circuits and a novel surface modification technique for nanoscale electronics applications. First, doped Si NWs were generated via the superlattice nanowire pattern transfer (SNAP) process, forming aligned, uniform, ultra-dense NW arrays. The NWs served as the channel material for field-effect transistors. NWs could be doped n- or p-type using a diffusion doping process and both n-FETs and p-FETs could be fabricated simultaneously on the same substrate.

Individual p-FETs exhibited excellent performance metrics compared to other NW and carbon nanotube (CNT) transistors, including high on/off ratios, low off currents, high mobilities, and low subthreshold swings. The n-type devices also had good characteristics, although they did not perform as well as the p-FETs. A comparison of nanowire and microwire device performance revealed that the NW FET performance was dominated by the high surface-area-to-volume ratio. These devices were integrated into complementary symmetry (CS) inverter circuits, which showed a consistent performance and a gain (a measure of performance) of ~ 5.

Circuit performance was optimized by utilizing a methodology that combined prototype devices with circuit simulations. First, prototype devices were fabricated and their DC and AC characteristics were tabulated into a look-up-table model. This model was accessed by a circuit simulator, which could predict the performance of arbitrary circuits utilizing these devices and provide feedback into the device design. Circuits could then be fabricated from the optimized devices resulting in increased performance.

This methodology was demonstrated by optimizing the gain of the CS inverter circuit from an initially measured value of 8 to a gain of 45.

A novel microcontact printing method was developed to functionalize gold and silicon surfaces. The copper catalyzed azide-alkyne cycloaddition (CuAAC) reaction was used to covalently attach molecules containing an alkyne functional group to azide-terminated monolayers on gold or silicon. The copper catalyst in the ink solution (homogeneous catalyst) was replaced by coating the elastomer stamp with copper metal (heterogeneous catalyst). The copper-coated stamp was shown to catalyze the reaction to completion within 1 hour with a zero-order reaction rate. In comparison, the homogeneous catalyzed stamp reaction took \sim 30 minutes to complete with a pseudo first-order reaction rate. No pattern diffusion was observed, suggesting that free copper ions are not responsible for the catalysis. It is proposed that this method can be used to sequentially synthesize electronically active molecules directly onto gold or silicon electrodes.

Table of Contents

Ackn	owledgements
Abstr	act of the thesis
Table	of contents
List o	of figures
Chap	oter 1: Thesis overview
1.1 In	atroduction to nanoelectronics
1.2 O	rganization of the thesis
1.	2.1 Summary of Chapter 2
1.	2.2 Summary of Chapter 3
1.	2.3 Summary of Chapter 4
1.	2.4 Summary of Chapter 5
1.3 R	eferences
Chap	ter 2: High-performance nanowire field-effect transistors
2.1 In	troduction
2.	1.1 The SNAP technique
2.	1.2 Conducting Si nanowire arrays
2.	1.3 Organization of the chapter
2.2 N	anowire field-effect transistor fabrication
2.	2.1 Substrate doping process
2.	2.2 SNAP technique experimental details
2.	2.3 Fabrication and measurement of the FET structure
2.3 D	evelopment of high-performance NW p-FETs
2.4 C	omparison of nanowire and microwire performance
2.5 D	evelopment of high-performance nanowire n-FETs
2 6 C	onclusions

2.7 I	References
Cha	pter 3: Fabrication and characterization of nanowire logic circuits
3.1 I	Introduction
3	3.1.1 Overview of logic functions
3	3.1.2 Organization of the chapter
3.2	The pattern doping technique
3.3 1	Electrostatic force microscopy characterization
3.4 I	Diode fabrication and characterization
3.5 \$	SNAP nanowire alignment system
3.61	Nanowire logic circuit fabrication
3.7 I	DC characterization of fabricated FETs and circuits
3	3.7.1 Demonstration of other logic gates
3.8	Conclusions
3.9 I	References
	Introduction
2	4.1.1 Organization of the chapter
4.2 I	Large-area nanowire transistors
2	4.2.1 Fabrication of large-area nanowire transistors
4	4.2.2 DC and AC electrical characterization of large-area devices
۷	4.2.3 Calculation of performance metrics
4.3 \$	Setup of the device look-up-table model and simulations
2	4.3.1 The look-up-table format
2	4.3.2 Circuit simulation setup
4.4 I	Initial DC circuit simulation results
4.5	Transient analysis circuit simulation results
4.6	Optimized DC circuit simulation results
4.7 1	MEDICI simulations

4.8 Fa	ication of improved n-FETs and inverter circuit performance	01
4.9 Po	ntial directions for simulation methodology	03
4.10 C	nclusions	04
4.11 R	erences	05
4.12 A	pendix A: Example DEW file	09
4.13 A	pendix B: MEDICI code	10
Chap	5: Microcontact printing methods for molecular electronics	
	applications 1	16
5.1 In	duction1	16
5.1	Application for high-density molecular circuits	18
5.	Organization of the chapter	21
5.2 Ge	eration of azide-terminated monolayers on Au	22
5.3 Cu	AC reaction conditions in solution and in stamping 1:	22
5.3	Solution CuAAC conditions	23
5.3	Microcontact printing CuAAC conditions using a homogeneous catalyst 12	23
5.3	Microcontact printing CuAAC conditions using heterogeneous catalyst 1	24
5.4 Su	ace characterization experimental procedures	25
5.4	XPS measurements	25
5.4	Contact angle measurements	26
5.4	Intrared spectroscopy measurements	26
5.4	Frictional force microscopy measurements	26
		27
5.5 μC	results using homogeneous and heterogeneous catalysts	28
5.5	Contact angles	28
5.5	Grazing angle infrared spectroscopy	29
5.5	X-ray photoelectron spectroscopy	31
5.5	Frictional force microscopy	32
		34
5 6 Sta	p kinetics comparison	36

5.7 The <i>StampCat</i> mechanism	139
5.8 μCP on silicon surfaces	
5.8.1 Generation of azide-terminated alkane monolayers on Si(111)	142
5.8.2 Generation of direct azide-terminated silicon surfaces	144
5.8.3 Stamping results on azide monolayers formed via hydrosilylation	146
5.8.4 Stamping results on direct azide-terminated silicon	148
5.9 Conclusions	151
5.10 References	152

List of figures and tables

Chapter 1	
Table 1.1	Summary of nanoscale material challenges
Chapter 2	
Figure 2.1	The SNAP process
Figure 2.2.	Scanning electron micrographs of the SNAP SL and the Si NWs
Figure 2.3.	NW resistance normalized to the bulk-scaled resistance
Figure 2.4.	Boron concentration as a function of Si depth
Figure 2.5.	Doping levels of boron (p-type) and phosphorous (n-type) under
	various diffusion temperatures
Figure 2.6.	Scanning electron micrographs of Si NW arrays before and after surface treatment
Figure 2.7.	Scanning electron micrograph of EBL-patterned electrodes on NWs
Figure 2.8.	NW FET structure
Figure 2.9	Performance characteristics of Si NW FETs for different processing
	conditions and device configurations
Figure 2.10.	$I_{DS}\text{-}V_{GS}$ curves with both top gate (V_{GS}) and back gate (V_{BG}) modulation
Figure 2.11.	High-performance, top-gated, p-type Si NW FETs
Figure 2.12.	Comparison of NW and µW FET performance
Figure 2.13.	N-FET performance metrics
Chapter 3	
Figure 3.1.	Truth tables and logic symbols for the fundamental Boolean functions
Figure 3.2.	Schematic of pattern doping technique
Figure 3.3.	Scanning electron micrographs of surface damage from pattern
	doping

Figure 3.4.	Depiction of doping windows checkerboard pattern and the EFM
	technique
Figure 3.5.	EFM images of pattern doped substrate
Figure 3.6.	Diode curves from devices fabricated from patterned doped
	substrates
Figure 3.7.	IV characteristics of fabricated Si diode
Figure 3.8.	Pictures of SNAP alignment system
Figure 3.9.	Scanning electron micrographs of SNAP NWs dropped from the
	SNAP alignment system
Figure 3.10.	The NW inverter circuit
Figure 3.11.	Scanning electron micrograph of SNAP NWs at the interface of n-
	and p-type Si
Figure 3.12.	Example of the NW 2-bit full adder circuit
Figure 3.13.	Inverter performance metrics
Figure 3.14.	Demonstration of a NW XOR logic gate
Chapter 4	
Figure 4.1.	Fabrication of NW large area device
Figure 4.2.	Representative DC data from a large-area p-type NW FET
Figure 4.3.	Representative capacitance data of NW FET devices
Figure 4.4.	Comparison of conventional MOSFET to buried-channel (BC)
	MOSFET structures
Figure 4.5.	Threshold and subthreshold characteristics of NW p-FET
Figure 4.6.	The format of the Device Exploration Workbench file
Figure 4.7.	Comparison of simulated and experimental device parameters
Figure 4.8.	DC simulation results of the inverter and XOR logic gates
Figure 4.9.	Simulated transient plot of inverter
Figure 4.10.	DC characteristics of simulated and experimental CS inverters
Figure 4.11.	Graphical representation of MEDICI modeled NW FET with overlaid
	grid points

Figure 4.12.	NW device potential contours for different gate biases	99
Figure 4.13.	Semilog plot of I_{DS} versus V_{GS} for MEDICI modeled n-FET with Ti	
	gate metal and Pt gate metal	100
Figure 4.14.	Fabrication and characterization of improved n-FETs	101
Figure 4.15.	Input versus output voltage characteristics of fabricated CS inverter	
	with Pt-gate n-FET	103
Figure 4.16.	Screen shot of DEW file	109
Chapter 5		
Figure 5.1.	Schematic of microcontact printing	116
Figure 5.2.	Molecular structure of amphiphilic, bistable [2]rotaxane	118
Figure 5.3.	Schematic of proposed [2]rotaxane synthesis	120
Figure 5.4.	Molecular structures from the azido-terminated monolayers and the	
	stamp inks: ferrocene alkyne and pentafluorophenylether alkyne	128
Figure 5.5.	Grazing angle IR spectra of azide-terminated and stamped surfaces	130
Figure 5.6.	XPS data of azide-, 3-, and 4-terminated surfaces	131
Figure 5.7.	FFM and fluorescence characterization of patterned surfaces	133
Figure 5.8.	Electrochemistry of 3 patterned using the HomoCat and StampCat	
	methods	135
Figure 5.9.	Kinetics plot of the StampCat and HomoCat techniques with 3	137
Figure 5.10.	Elucidating the mechanism of StampCat using electrochemistry	140
Figure 5.11.	Schematic of azide-terminated monolayer on Si via hydrosilylation of	
	1-chloro-11-undecene and subsequent substitution to the azide	143
Figure 5.12.	Schematic of synthesis of direct azide-termination on Si(111)	145
Figure 5.13.	XPS data for CuAAC reactions on azide-terminated surfaces made	147
	via hydrosilylation	
Figure 5.14.	XP spectra of azide-terminated Si(111) surfaces	150
Table 5.1.	Contact Angle measurements for various modified Au surfaces	129